mt7621_firefly_firewrt.dts 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. #include "mt7621.dtsi"
  2. #include <dt-bindings/gpio/gpio.h>
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. compatible = "firefly,firewrt", "mediatek,mt7621-soc";
  6. model = "Firefly FireWRT";
  7. aliases {
  8. led-boot = &led_power;
  9. led-failsafe = &led_power;
  10. led-running = &led_power;
  11. led-upgrade = &led_power;
  12. };
  13. leds {
  14. compatible = "gpio-leds";
  15. led_power: power {
  16. label = "green:power";
  17. gpios = <&gpio 22 GPIO_ACTIVE_LOW>;
  18. };
  19. };
  20. keys {
  21. compatible = "gpio-keys";
  22. wps {
  23. label = "wps";
  24. gpios = <&gpio 18 GPIO_ACTIVE_LOW>;
  25. linux,code = <KEY_WPS_BUTTON>;
  26. };
  27. power {
  28. label = "power";
  29. gpios = <&gpio 23 GPIO_ACTIVE_LOW>;
  30. linux,code = <KEY_POWER>;
  31. };
  32. };
  33. };
  34. &sdhci {
  35. status = "okay";
  36. };
  37. &spi0 {
  38. status = "okay";
  39. flash@0 {
  40. compatible = "jedec,spi-nor";
  41. reg = <0>;
  42. spi-max-frequency = <10000000>;
  43. partitions {
  44. compatible = "fixed-partitions";
  45. #address-cells = <1>;
  46. #size-cells = <1>;
  47. partition@0 {
  48. label = "u-boot";
  49. reg = <0x0 0x30000>;
  50. read-only;
  51. };
  52. partition@30000 {
  53. label = "u-boot-env";
  54. reg = <0x30000 0x10000>;
  55. read-only;
  56. };
  57. factory: partition@40000 {
  58. label = "factory";
  59. reg = <0x40000 0x10000>;
  60. read-only;
  61. };
  62. partition@50000 {
  63. compatible = "denx,uimage";
  64. label = "firmware";
  65. reg = <0x50000 0xfb0000>;
  66. };
  67. };
  68. };
  69. };
  70. &pcie {
  71. status = "okay";
  72. };
  73. &pcie0 {
  74. mt76@0,0 {
  75. reg = <0x0000 0 0 0 0>;
  76. mediatek,mtd-eeprom = <&factory 0x8000>;
  77. ieee80211-freq-limit = <5000000 6000000>;
  78. };
  79. };
  80. &pcie1 {
  81. mt76@0,0 {
  82. reg = <0x0000 0 0 0 0>;
  83. mediatek,mtd-eeprom = <&factory 0x0000>;
  84. ieee80211-freq-limit = <2400000 2500000>;
  85. };
  86. };
  87. &gmac0 {
  88. mtd-mac-address = <&factory 0xe000>;
  89. };
  90. &switch0 {
  91. ports {
  92. port@0 {
  93. status = "okay";
  94. label = "lan1";
  95. };
  96. port@1 {
  97. status = "okay";
  98. label = "lan2";
  99. };
  100. port@2 {
  101. status = "okay";
  102. label = "lan3";
  103. };
  104. port@3 {
  105. status = "okay";
  106. label = "lan4";
  107. };
  108. port@4 {
  109. status = "okay";
  110. label = "wan";
  111. mtd-mac-address = <&factory 0xe000>;
  112. mtd-mac-address-increment = <1>;
  113. };
  114. };
  115. };
  116. &state_default {
  117. gpio {
  118. groups = "wdt", "rgmii2";
  119. function = "gpio";
  120. };
  121. };