320-ARM-dts-BCM5301X-Switch-back-to-old-clock-nodes-name.patch 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <[email protected]>
  2. Date: Tue, 23 Nov 2021 13:13:05 +0100
  3. Subject: [PATCH] ARM: dts: BCM5301X: Switch back to old clock nodes names
  4. MIME-Version: 1.0
  5. Content-Type: text/plain; charset=UTF-8
  6. Content-Transfer-Encoding: 8bit
  7. First of all using the same node name prefix resulted in trying to
  8. register 2 clocks under the same "clock-controller" name:
  9. [ 0.000000] __clk_core_init: clk clock-controller already initialized
  10. [ 0.000000] ------------[ cut here ]------------
  11. [ 0.000000] WARNING: CPU: 0 PID: 0 at drivers/clk/bcm/clk-iproc-pll.c:802 iproc_pll_clk_setup+0x4c8/0x4f4
  12. [ 0.000000] Modules linked in:
  13. [ 0.000000] CPU: 0 PID: 0 Comm: swapper/0 Not tainted 5.10.80 #0
  14. [ 0.000000] Hardware name: BCM5301X
  15. [ 0.000000] [<c0108410>] (unwind_backtrace) from [<c0104bc4>] (show_stack+0x10/0x14)
  16. [ 0.000000] [<c0104bc4>] (show_stack) from [<c03dca28>] (dump_stack+0x94/0xa8)
  17. [ 0.000000] [<c03dca28>] (dump_stack) from [<c0118440>] (__warn+0xb8/0x114)
  18. [ 0.000000] [<c0118440>] (__warn) from [<c0118504>] (warn_slowpath_fmt+0x68/0x78)
  19. [ 0.000000] [<c0118504>] (warn_slowpath_fmt) from [<c043281c>] (iproc_pll_clk_setup+0x4c8/0x4f4)
  20. [ 0.000000] [<c043281c>] (iproc_pll_clk_setup) from [<c0818c04>] (nsp_genpll_clk_init+0x30/0x38)
  21. [ 0.000000] [<c0818c04>] (nsp_genpll_clk_init) from [<c0818634>] (of_clk_init+0x118/0x1f8)
  22. [ 0.000000] [<c0818634>] (of_clk_init) from [<c08039b0>] (time_init+0x24/0x30)
  23. [ 0.000000] [<c08039b0>] (time_init) from [<c0800d14>] (start_kernel+0x398/0x50c)
  24. [ 0.000000] [<c0800d14>] (start_kernel) from [<00000000>] (0x0)
  25. [ 0.000000] ---[ end trace fe236bfe9559ee50 ]---
  26. Secondly using any other names than "lcpll0" and "genpll" breaks output
  27. clocks:
  28. $ cat /sys/kernel/debug/clk/usbclk/clk_rate
  29. 0
  30. For some reason iproc_clk_recalc_rate() gets called with "parent_rate"
  31. argument 0 whenever clocks aren't named "lcpll0" and "genpll".
  32. Signed-off-by: Rafał Miłecki <[email protected]>
  33. ---
  34. arch/arm/boot/dts/bcm5301x.dtsi | 4 ++--
  35. 1 file changed, 2 insertions(+), 2 deletions(-)
  36. --- a/arch/arm/boot/dts/bcm5301x.dtsi
  37. +++ b/arch/arm/boot/dts/bcm5301x.dtsi
  38. @@ -421,7 +421,7 @@
  39. #address-cells = <1>;
  40. #size-cells = <1>;
  41. - lcpll0: clock-controller@100 {
  42. + lcpll0: lcpll0@100 {
  43. #clock-cells = <1>;
  44. compatible = "brcm,nsp-lcpll0";
  45. reg = <0x100 0x14>;
  46. @@ -430,7 +430,7 @@
  47. "sdio", "ddr_phy";
  48. };
  49. - genpll: clock-controller@140 {
  50. + genpll: genpll@140 {
  51. #clock-cells = <1>;
  52. compatible = "brcm,nsp-genpll";
  53. reg = <0x140 0x24>;