mt7621_asus_rt-ax53u.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "mt7621.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/leds/common.h>
  6. / {
  7. compatible = "asus,rt-ax53u", "mediatek,mt7621-soc";
  8. model = "ASUS RT-AX53U";
  9. aliases {
  10. led-boot = &led_power;
  11. led-failsafe = &led_power;
  12. led-running = &led_power;
  13. led-upgrade = &led_power;
  14. label-mac-device = &gmac0;
  15. };
  16. chosen {
  17. bootargs = "console=ttyS0,115200";
  18. bootargs-override = "console=ttyS0,115200";
  19. };
  20. leds {
  21. compatible = "gpio-leds";
  22. led_power: led-0 {
  23. color = <LED_COLOR_ID_BLUE>;
  24. function = LED_FUNCTION_POWER;
  25. gpios = <&gpio 13 GPIO_ACTIVE_LOW>;
  26. };
  27. };
  28. keys {
  29. compatible = "gpio-keys";
  30. key-restart {
  31. label = "reset";
  32. gpios = <&gpio 16 GPIO_ACTIVE_LOW>;
  33. linux,code = <KEY_RESTART>;
  34. };
  35. key-wps {
  36. label = "wps";
  37. gpios = <&gpio 15 GPIO_ACTIVE_LOW>;
  38. linux,code = <KEY_WPS_BUTTON>;
  39. };
  40. };
  41. };
  42. &nand {
  43. status = "okay";
  44. partitions {
  45. compatible = "fixed-partitions";
  46. #address-cells = <1>;
  47. #size-cells = <1>;
  48. partition@0 {
  49. label = "u-boot";
  50. reg = <0x0 0xe0000>;
  51. read-only;
  52. };
  53. partition@e0000 {
  54. label = "u-boot-env";
  55. reg = <0xe0000 0x100000>;
  56. read-only;
  57. };
  58. factory: partition@1e0000 {
  59. label = "factory";
  60. reg = <0x1e0000 0x100000>;
  61. read-only;
  62. compatible = "nvmem-cells";
  63. #address-cells = <1>;
  64. #size-cells = <1>;
  65. macaddr_factory_4: macaddr@4 {
  66. reg = <0x4 0x6>;
  67. };
  68. };
  69. factory2: partition@2e0000 {
  70. label = "factory2";
  71. reg = <0x2e0000 0x100000>;
  72. read-only;
  73. };
  74. partition@3e0000 {
  75. label = "kernel";
  76. reg = <0x3e0000 0x400000>;
  77. };
  78. partition@7e0000 {
  79. label = "ubi";
  80. reg = <0x7e0000 0x2e00000>;
  81. };
  82. partition@35e0000 {
  83. label = "firmware2";
  84. reg = <0x35e0000 0x3200000>;
  85. };
  86. /* Last 8M possibly store the bad block table */
  87. };
  88. };
  89. &pcie {
  90. status = "okay";
  91. };
  92. &pcie1 {
  93. wifi@0,0 {
  94. compatible = "mediatek,mt76";
  95. reg = <0x0000 0 0 0 0>;
  96. mediatek,mtd-eeprom = <&factory 0x0000>;
  97. };
  98. };
  99. &gmac0 {
  100. nvmem-cells = <&macaddr_factory_4>;
  101. nvmem-cell-names = "mac-address";
  102. };
  103. &switch0 {
  104. ports {
  105. port@0 {
  106. status = "okay";
  107. label = "wan";
  108. };
  109. port@1 {
  110. status = "okay";
  111. label = "lan1";
  112. };
  113. port@2 {
  114. status = "okay";
  115. label = "lan2";
  116. };
  117. port@3 {
  118. status = "okay";
  119. label = "lan3";
  120. };
  121. port@4 {
  122. status = "okay";
  123. label = "lan4";
  124. };
  125. };
  126. };
  127. &state_default {
  128. gpio {
  129. groups = "i2c", "uart2", "uart3", "jtag", "wdt";
  130. function = "gpio";
  131. };
  132. };