qcom-ipq4018-emr3500.dts 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. #include "qcom-ipq4019.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/soc/qcom,tcsr.h>
  6. / {
  7. model = "EnGenius EMR3500";
  8. compatible = "engenius,emr3500";
  9. soc {
  10. rng@22000 {
  11. status = "okay";
  12. };
  13. mdio@90000 {
  14. status = "okay";
  15. };
  16. ess-psgmii@98000 {
  17. status = "okay";
  18. };
  19. tcsr@1949000 {
  20. compatible = "qcom,tcsr";
  21. reg = <0x1949000 0x100>;
  22. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  23. };
  24. ess_tcsr@1953000 {
  25. compatible = "qcom,tcsr";
  26. reg = <0x1953000 0x1000>;
  27. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  28. };
  29. tcsr@1957000 {
  30. compatible = "qcom,tcsr";
  31. reg = <0x1957000 0x100>;
  32. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  33. };
  34. usb2_hs_phy: hsphy@a8000 {
  35. status = "okay";
  36. };
  37. crypto@8e3a000 {
  38. status = "okay";
  39. };
  40. watchdog@b017000 {
  41. status = "okay";
  42. };
  43. ess-switch@c000000 {
  44. status = "okay";
  45. };
  46. edma@c080000 {
  47. status = "okay";
  48. };
  49. };
  50. keys {
  51. compatible = "gpio-keys";
  52. reset {
  53. label = "reset";
  54. gpios = <&tlmm 59 GPIO_ACTIVE_LOW>;
  55. linux,code = <KEY_RESTART>;
  56. };
  57. };
  58. aliases {
  59. led-boot = &power;
  60. led-failsafe = &power;
  61. led-running = &power;
  62. led-upgrade = &power;
  63. };
  64. leds {
  65. compatible = "gpio-leds";
  66. power: white {
  67. label = "white:power";
  68. gpios = <&tlmm 4 GPIO_ACTIVE_HIGH>;
  69. };
  70. blue {
  71. label = "blue";
  72. gpios = <&tlmm 2 GPIO_ACTIVE_HIGH>;
  73. };
  74. red {
  75. label = "red";
  76. gpios = <&tlmm 0 GPIO_ACTIVE_HIGH>;
  77. };
  78. orange {
  79. label = "orange";
  80. gpios = <&tlmm 1 GPIO_ACTIVE_HIGH>;
  81. };
  82. };
  83. };
  84. &tlmm {
  85. serial_pins: serial_pinmux {
  86. mux {
  87. pins = "gpio60", "gpio61";
  88. function = "blsp_uart0";
  89. bias-disable;
  90. };
  91. };
  92. spi_0_pins: spi_0_pinmux {
  93. pin {
  94. function = "blsp_spi0";
  95. pins = "gpio54", "gpio55", "gpio56", "gpio57";
  96. drive-strength = <12>;
  97. bias-disable;
  98. };
  99. pin_cs {
  100. function = "gpio";
  101. pins = "gpio54";
  102. drive-strength = <2>;
  103. bias-disable;
  104. output-high;
  105. };
  106. };
  107. };
  108. &blsp_dma {
  109. status = "okay";
  110. };
  111. &blsp1_spi1 {
  112. pinctrl-0 = <&spi_0_pins>;
  113. pinctrl-names = "default";
  114. status = "okay";
  115. cs-gpios = <&tlmm 54 GPIO_ACTIVE_HIGH>;
  116. m25p80@0 {
  117. compatible = "jedec,spi-nor";
  118. reg = <0>;
  119. spi-max-frequency = <24000000>;
  120. partitions {
  121. compatible = "fixed-partitions";
  122. #address-cells = <1>;
  123. #size-cells = <1>;
  124. partition@0 {
  125. label = "0:SBL1";
  126. reg = <0x00000000 0x00040000>;
  127. read-only;
  128. };
  129. partition@40000 {
  130. label = "0:MIBIB";
  131. reg = <0x00040000 0x00020000>;
  132. read-only;
  133. };
  134. partition@60000 {
  135. label = "0:QSEE";
  136. reg = <0x00060000 0x00060000>;
  137. read-only;
  138. };
  139. partition@c0000 {
  140. label = "0:CDT";
  141. reg = <0x000c0000 0x00010000>;
  142. read-only;
  143. };
  144. partition@d0000 {
  145. label = "0:DDRPARAMS";
  146. reg = <0x000d0000 0x00010000>;
  147. read-only;
  148. };
  149. partition@e0000 {
  150. label = "0:APPSBLENV";
  151. reg = <0x000e0000 0x00010000>;
  152. read-only;
  153. };
  154. partition@f0000 {
  155. label = "0:APPSBL";
  156. reg = <0x000f0000 0x00080000>;
  157. read-only;
  158. };
  159. partition@170000 {
  160. label = "0:ART";
  161. reg = <0x00170000 0x00010000>;
  162. read-only;
  163. };
  164. partition@180000 {
  165. label = "userconfig";
  166. reg = <0x00180000 0x00080000>;
  167. read-only;
  168. };
  169. partition@200000 {
  170. compatible = "denx,fit";
  171. label = "firmware";
  172. reg = <0x200000 0x1e00000>;
  173. };
  174. };
  175. };
  176. };
  177. &blsp1_uart1 {
  178. pinctrl-0 = <&serial_pins>;
  179. pinctrl-names = "default";
  180. status = "okay";
  181. };
  182. &cryptobam {
  183. status = "okay";
  184. };
  185. &gmac0 {
  186. vlan_tag = <1 0x10>;
  187. };
  188. &gmac1 {
  189. vlan_tag = <2 0x20>;
  190. };
  191. &usb2_hs_phy {
  192. status = "okay";
  193. };
  194. &wifi0 {
  195. status = "okay";
  196. qcom,ath10k-calibration-variant = "EnGenius-EMR3500";
  197. };
  198. &wifi1 {
  199. status = "okay";
  200. qcom,ath10k-calibration-variant = "EnGenius-EMR3500";
  201. };