RT-N10-PLUS.dts 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283
  1. /dts-v1/;
  2. #include "rt3050.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "asus,rt-n10-plus", "ralink,rt3050-soc";
  7. model = "Asus RT-N10+";
  8. cfi@1f000000 {
  9. compatible = "cfi-flash";
  10. reg = <0x1f000000 0x800000>;
  11. bank-width = <2>;
  12. device-width = <2>;
  13. #address-cells = <1>;
  14. #size-cells = <1>;
  15. partition@0 {
  16. label = "u-boot";
  17. reg = <0x0 0x30000>;
  18. read-only;
  19. };
  20. partition@30000 {
  21. label = "devdata";
  22. reg = <0x30000 0x10000>;
  23. read-only;
  24. };
  25. devconf: partition@40000 {
  26. label = "devconf";
  27. reg = <0x40000 0x10000>;
  28. read-only;
  29. };
  30. partition@50000 {
  31. label = "firmware";
  32. reg = <0x50000 0x3b0000>;
  33. };
  34. };
  35. gpio-leds {
  36. compatible = "gpio-leds";
  37. wps {
  38. label = "rt-n10-plus:green:wps";
  39. gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
  40. };
  41. };
  42. gpio-keys-polled {
  43. compatible = "gpio-keys-polled";
  44. #address-cells = <1>;
  45. #size-cells = <0>;
  46. poll-interval = <20>;
  47. reset {
  48. label = "reset";
  49. gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
  50. linux,code = <KEY_RESTART>;
  51. };
  52. wps {
  53. label = "wps";
  54. gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
  55. linux,code = <KEY_WPS_BUTTON>;
  56. };
  57. };
  58. };
  59. &ethernet {
  60. mtd-mac-address = <&devconf 0x4>;
  61. };
  62. &esw {
  63. mediatek,portmap = <0x3e>;
  64. };
  65. &wmac {
  66. ralink,mtd-eeprom = <&devconf 0>;
  67. };