kng_rc.dts 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166
  1. /dts-v1/;
  2. #include "mt7620a.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. / {
  6. compatible = "zyxel,keenetic-viva", "ralink,mt7620a-soc";
  7. model = "ZyXEL Keenetic Viva";
  8. gpio-leds {
  9. compatible = "gpio-leds";
  10. wan {
  11. label = "kng_rc:green:wan";
  12. gpios = <&gpio0 7 GPIO_ACTIVE_LOW>;
  13. };
  14. usb {
  15. label = "kng_rc:green:usb";
  16. gpios = <&gpio0 8 GPIO_ACTIVE_LOW>;
  17. };
  18. power_alert {
  19. label = "kng_rc:red:power";
  20. gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
  21. };
  22. wifi {
  23. label = "kng_rc:green:wifi";
  24. gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
  25. };
  26. power {
  27. label = "kng_rc:green:power";
  28. gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
  29. };
  30. };
  31. gpio-keys-polled {
  32. compatible = "gpio-keys";
  33. #address-cells = <1>;
  34. #size-cells = <0>;
  35. poll-interval = <20>;
  36. reset {
  37. label = "reset";
  38. gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
  39. linux,code = <KEY_RESTART>;
  40. };
  41. wps {
  42. label = "wps";
  43. gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
  44. linux,code = <KEY_WPS_BUTTON>;
  45. };
  46. fn {
  47. label = "fn";
  48. gpios = <&gpio0 9 GPIO_ACTIVE_LOW>;
  49. linux,code = <BTN_0>;
  50. };
  51. };
  52. gpio_export {
  53. compatible = "gpio-export";
  54. #size-cells = <0>;
  55. usb_power {
  56. gpio-export,name = "usb";
  57. gpio-export,output = <1>;
  58. gpios = <&gpio0 12 GPIO_ACTIVE_HIGH>;
  59. };
  60. };
  61. rtl8367rb {
  62. compatible = "realtek,rtl8367b";
  63. cpu_port = <7>;
  64. realtek,extif2 = <1 0 1 1 1 1 1 1 2>;
  65. mdio = <&mdio0>;
  66. };
  67. };
  68. &spi0 {
  69. status = "okay";
  70. m25p80@0 {
  71. #address-cells = <1>;
  72. #size-cells = <1>;
  73. compatible = "jedec,spi-nor";
  74. reg = <0>;
  75. spi-max-frequency = <10000000>;
  76. partition@0 {
  77. label = "u-boot";
  78. reg = <0x0 0x30000>;
  79. read-only;
  80. };
  81. partition@30000 {
  82. label = "u-boot-env";
  83. reg = <0x30000 0x10000>;
  84. read-only;
  85. };
  86. factory: partition@40000 {
  87. label = "factory";
  88. reg = <0x40000 0x10000>;
  89. read-only;
  90. };
  91. partition@50000 {
  92. label = "firmware";
  93. reg = <0x50000 0xfb0000>;
  94. };
  95. };
  96. };
  97. &pinctrl {
  98. state_default: pinctrl0 {
  99. gpio {
  100. ralink,group = "i2c", "uartf";
  101. ralink,function = "gpio";
  102. };
  103. };
  104. };
  105. &ethernet {
  106. status = "okay";
  107. pinctrl-names = "default";
  108. pinctrl-0 = <&rgmii2_pins &mdio_pins>;
  109. mtd-mac-address = <&factory 0x00004>;
  110. port@4 {
  111. status = "okay";
  112. mediatek,fixed-link = <1000 1 1 1>;
  113. phy-mode = "rgmii";
  114. phy-handle = <&phy4>;
  115. };
  116. mdio0: mdio-bus {
  117. status = "okay";
  118. phy4: ethernet-phy@4 {
  119. reg = <4>;
  120. phy-mode = "rgmii";
  121. };
  122. };
  123. };
  124. &gsw {
  125. mediatek,port4 = "gmac";
  126. };
  127. &wmac {
  128. ralink,mtd-eeprom = <&factory 0>;
  129. };
  130. &ehci {
  131. status = "okay";
  132. };
  133. &ohci {
  134. status = "okay";
  135. };