bcm6328.dtsi 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221
  1. /dts-v1/;
  2. / {
  3. #address-cells = <1>;
  4. #size-cells = <1>;
  5. compatible = "brcm,bcm6328";
  6. aliases {
  7. nflash = &nflash;
  8. pinctrl = &pinctrl;
  9. serial0 = &uart0;
  10. serial1 = &uart1;
  11. spi1 = &hsspi;
  12. };
  13. cpus {
  14. #address-cells = <1>;
  15. #size-cells = <0>;
  16. cpu@0 {
  17. compatible = "brcm,bmips4350", "mips,mips4Kc";
  18. device_type = "cpu";
  19. reg = <0>;
  20. };
  21. };
  22. cpu_intc: interrupt-controller {
  23. #address-cells = <0>;
  24. compatible = "mti,cpu-interrupt-controller";
  25. interrupt-controller;
  26. #interrupt-cells = <1>;
  27. };
  28. memory { device_type = "memory"; reg = <0 0>; };
  29. ubus@10000000 {
  30. #address-cells = <1>;
  31. #size-cells = <1>;
  32. ranges;
  33. compatible = "simple-bus";
  34. interrupt-parent = <&periph_intc>;
  35. ext_intc: interrupt-controller@10000018 {
  36. compatible = "brcm,bcm6345-ext-intc";
  37. reg = <0x10000018 0x4>;
  38. interrupt-controller;
  39. #interrupt-cells = <2>;
  40. interrupts = <24>, <25>, <26>, <27>;
  41. };
  42. periph_intc: interrupt-controller@10000020 {
  43. compatible = "brcm,bcm6345-l1-intc";
  44. reg = <0x10000020 0x10>;
  45. interrupt-controller;
  46. #interrupt-cells = <1>;
  47. interrupt-parent = <&cpu_intc>;
  48. interrupts = <2>;
  49. };
  50. pinctrl: pin-controller@10000080 {
  51. compatible = "brcm,bcm6328-pinctrl";
  52. reg = <0x10000080 0x8>,
  53. <0x10000088 0x8>,
  54. <0x10000098 0x4>,
  55. <0x1000009c 0xc>;
  56. reg-names = "dirout", "dat", "mode", "mux";
  57. gpio-controller;
  58. #gpio-cells = <2>;
  59. interrupt-parent = <&ext_intc>;
  60. interrupts = <3 0>, <2 0>, <0 0>, <1 0>;
  61. interrupt-names = "gpio12", "gpio15",
  62. "gpio23", "gpio24";
  63. pinctrl_serial_led: serial_led {
  64. pinctrl_serial_led_data: serial_led_data {
  65. function = "serial_led_data";
  66. pins = "gpio6";
  67. };
  68. pinctrl_serial_led_clk: serial_led_clk {
  69. function = "serial_led_clk";
  70. pins = "gpio7";
  71. };
  72. };
  73. pinctrl_inet_act_led: inet_act_led {
  74. function = "inet_act_led";
  75. pins = "gpio11";
  76. };
  77. pinctrl_pcie_clkreq: pcie_clkreq {
  78. function = "pcie_clkreq";
  79. pins = "gpio16";
  80. };
  81. pinctrl_ephy0_spd_led: ephy0_spd_led {
  82. function = "led";
  83. pins = "gpio17";
  84. };
  85. pinctrl_ephy1_spd_led: ephy1_spd_led {
  86. function = "led";
  87. pins = "gpio18";
  88. };
  89. pinctrl_ephy2_spd_led: ephy2_spd_led {
  90. function = "led";
  91. pins = "gpio19";
  92. };
  93. pinctrl_ephy3_spd_led: ephy3_spd_led {
  94. function = "led";
  95. pins = "gpio20";
  96. };
  97. pinctrl_ephy0_act_led: ephy0_act_led {
  98. function = "ephy0_act_led";
  99. pins = "gpio25";
  100. };
  101. pinctrl_ephy1_act_led: ephy1_act_led {
  102. function = "ephy1_act_led";
  103. pins = "gpio26";
  104. };
  105. pinctrl_ephy2_act_led: ephy2_act_led {
  106. function = "ephy2_act_led";
  107. pins = "gpio27";
  108. };
  109. pinctrl_ephy3_act_led: ephy3_act_led {
  110. function = "ephy3_act_led";
  111. pins = "gpio28";
  112. };
  113. pinctrl_hsspi_cs1: hsspi_cs1 {
  114. function = "hsspi_cs1";
  115. pins = "hsspi_cs1";
  116. };
  117. pinctrl_usb_port1_device: usb_port1_device {
  118. function = "usb_device_port";
  119. pins = "usb_port1";
  120. };
  121. pinctrl_usb_port1_host: usb_port1_host {
  122. function = "usb_host_port";
  123. pins = "usb_port1";
  124. };
  125. };
  126. uart0: serial@10000100 {
  127. compatible = "brcm,bcm6345-uart";
  128. reg = <0x10000100 0x18>;
  129. interrupt-parent = <&periph_intc>;
  130. interrupts = <28>;
  131. /* clocks = <&periph_clk>; */
  132. /* clock-names = "refclk"; */
  133. status = "disabled";
  134. };
  135. uart1: serial@10000120 {
  136. compatible = "brcm,bcm6345-uart";
  137. reg = <0x10000120 0x18>;
  138. interrupt-parent = <&periph_intc>;
  139. interrupts = <39>;
  140. /* clocks = <&periph_clk>; */
  141. /* clock-names = "refclk"; */
  142. status = "disabled";
  143. };
  144. nflash: nand@10000200 {
  145. #address-cells = <1>;
  146. #size-cells = <0>;
  147. compatible = "brcm,nand-bcm6368",
  148. "brcm,brcmnand-v2.2",
  149. "brcm,brcmnand";
  150. reg = <0x10000200 0x180>,
  151. <0x10000400 0x200>,
  152. <0x10000070 0x10>;
  153. reg-names = "nand",
  154. "nand-cache",
  155. "nand-int-base";
  156. interrupt-parent = <&periph_intc>;
  157. interrupts = <0>;
  158. status = "disabled";
  159. };
  160. leds: led-controller@10000800 {
  161. #address-cells = <1>;
  162. #size-cells = <0>;
  163. compatible = "brcm,bcm6328-leds";
  164. reg = <0x10000800 0x24>;
  165. status = "disabled";
  166. };
  167. hsspi: spi@10001000 {
  168. #address-cells = <1>;
  169. #size-cells = <0>;
  170. compatible = "brcm,bcm6328-hsspi";
  171. reg = <0x10001000 0x600>;
  172. interrupts = <29>;
  173. /* clocks = <&clkctl 9>; */
  174. };
  175. };
  176. };