030-v5.15-0007-ARM-dts-NSP-Add-Ax-stepping-modifications.patch 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. From 2addf9266a1d0f4ba59c9868b3effcd50de441a4 Mon Sep 17 00:00:00 2001
  2. From: Matthew Hagan <[email protected]>
  3. Date: Fri, 6 Aug 2021 21:44:33 +0100
  4. Subject: [PATCH] ARM: dts: NSP: Add Ax stepping modifications
  5. While uncommon, some Ax NSP SoCs exist in the wild. This stepping
  6. requires a modified secondary CPU boot-reg and removal of DMA coherency
  7. properties. Without these modifications, the secondary CPU will be
  8. inactive and many peripherals will exhibit undefined behaviour.
  9. Signed-off-by: Matthew Hagan <[email protected]>
  10. Signed-off-by: Florian Fainelli <[email protected]>
  11. ---
  12. arch/arm/boot/dts/bcm-nsp-ax.dtsi | 70 +++++++++++++++++++++++++++++++
  13. 1 file changed, 70 insertions(+)
  14. create mode 100644 arch/arm/boot/dts/bcm-nsp-ax.dtsi
  15. --- /dev/null
  16. +++ b/arch/arm/boot/dts/bcm-nsp-ax.dtsi
  17. @@ -0,0 +1,70 @@
  18. +// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  19. +/*
  20. + * Broadcom Northstar Plus Ax stepping-specific bindings.
  21. + * Notable differences from B0+ are the secondary-boot-reg and
  22. + * lack of DMA coherency.
  23. + */
  24. +
  25. +&cpu1 {
  26. + secondary-boot-reg = <0xffff042c>;
  27. +};
  28. +
  29. +&dma {
  30. + /delete-property/ dma-coherent;
  31. +};
  32. +
  33. +&sdio {
  34. + /delete-property/ dma-coherent;
  35. +};
  36. +
  37. +&amac0 {
  38. + /delete-property/ dma-coherent;
  39. +};
  40. +
  41. +&amac1 {
  42. + /delete-property/ dma-coherent;
  43. +};
  44. +
  45. +&amac2 {
  46. + /delete-property/ dma-coherent;
  47. +};
  48. +
  49. +&ehci0 {
  50. + /delete-property/ dma-coherent;
  51. +};
  52. +
  53. +&mailbox {
  54. + /delete-property/ dma-coherent;
  55. +};
  56. +
  57. +&xhci {
  58. + /delete-property/ dma-coherent;
  59. +};
  60. +
  61. +&ehci0 {
  62. + /delete-property/ dma-coherent;
  63. +};
  64. +
  65. +&ohci0 {
  66. + /delete-property/ dma-coherent;
  67. +};
  68. +
  69. +&i2c0 {
  70. + /delete-property/ dma-coherent;
  71. +};
  72. +
  73. +&sata {
  74. + /delete-property/ dma-coherent;
  75. +};
  76. +
  77. +&pcie0 {
  78. + /delete-property/ dma-coherent;
  79. +};
  80. +
  81. +&pcie1 {
  82. + /delete-property/ dma-coherent;
  83. +};
  84. +
  85. +&pcie2 {
  86. + /delete-property/ dma-coherent;
  87. +};