openwrt/target/linux/mvebu/files/arch/arm64/boot/dts/marvell/cn9131-puzzle-m901.dts

// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Copyright (C) 2019 Marvell International Ltd.
 *
 * Device tree for the CN9131-DB board.
 */

#include "cn9130.dtsi"
#include "puzzle-thermal.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	model = "iEi Puzzle-M901";
	compatible = "iei,puzzle-m901",
		     "marvell,armada-ap807-quad", "marvell,armada-ap807";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	aliases {
		i2c0 = &cp1_i2c0;
		i2c1 = &cp0_i2c0;
		ethernet0 = &cp0_eth0;
		ethernet1 = &cp0_eth1;
		ethernet2 = &cp0_eth2;
		ethernet3 = &cp1_eth0;
		ethernet4 = &cp1_eth1;
		ethernet5 = &cp1_eth2;
		gpio1 = &cp0_gpio1;
		gpio2 = &cp0_gpio2;
		gpio3 = &cp1_gpio1;
		gpio4 = &cp1_gpio2;
		led-boot = &led_power;
		led-failsafe = &led_info;
		led-running = &led_power;
		led-upgrade = &led_info;
	};

	memory@00000000 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x80000000>;
	};

	gpio_keys {
		compatible = "gpio-keys";

		reset {
			label = "Reset";
			linux,code = <KEY_RESTART>;
			gpios = <&cp0_gpio2 4 GPIO_ACTIVE_LOW>;
		};
	};
};

&uart0 {
	status = "okay";
};

&cp0_uart0 {
	status = "okay";

	puzzle-mcu {
		compatible = "iei,wt61p803-puzzle";
		#address-cells = <1>;
		#size-cells = <1>;
		current-speed = <115200>;
		enable-beep;
		status = "okay";

		leds {
			compatible = "iei,wt61p803-puzzle-leds";
			#address-cells = <1>;
			#size-cells = <0>;
			status = "okay";

			led@0 {
				reg = <0>;
				label = "white:network";
				active-low;
			};

			led@1 {
				reg = <1>;
				label = "green:cloud";
				active-low;
			};

			led_info: led@2 {
				reg = <2>;
				label = "orange:info";
				active-low;
			};

			led_power: led@3 {
				reg = <3>;
				label = "yellow:power";
				active-low;
				default-state = "on";
			};
		};

		hwmon {
			compatible = "iei,wt61p803-puzzle-hwmon";
			#address-cells = <1>;
			#size-cells = <0>;

			chassis_fan_group0: fan-group@0 {
				#cooling-cells = <2>;
				reg = <0x00>;
				cooling-levels = <80 102 170 230 255>;
			};
		};
	};
};

&ap_thermal_ic {
	PUZZLE_FAN_THERMAL(ic, &chassis_fan_group0);
};

&cp0_thermal_ic {
	PUZZLE_FAN_THERMAL(cp0, &chassis_fan_group0);
};

/* on-board eMMC - U9 */
&ap_sdhci0 {
	pinctrl-names = "default";
	bus-width = <8>;
	status = "okay";
	mmc-ddr-1_8v;
	mmc-hs400-1_8v;
};

&cp0_crypto {
	status = "okay";
};

&cp0_xmdio {
	status = "okay";
	cp0_nbaset_phy0: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <2>;
	};
	cp0_nbaset_phy1: ethernet-phy@1 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0>;
	};
	cp0_nbaset_phy2: ethernet-phy@2 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <8>;
	};
};

&cp0_ethernet {
	status = "okay";
};

/* SLM-1521-V2, CON9 */
&cp0_eth0 {
	status = "okay";
	phy-mode = "2500base-x";
	phys = <&cp0_comphy2 0>;
	phy = <&cp0_nbaset_phy0>;
};

&cp0_eth1 {
	status = "okay";
	phy-mode = "2500base-x";
	phys = <&cp0_comphy4 1>;
	phy = <&cp0_nbaset_phy1>;
};

&cp0_eth2 {
	status = "okay";
	phy-mode = "2500base-x";
	phys = <&cp0_comphy5 2>;
	phy = <&cp0_nbaset_phy2>;
};

&cp0_gpio1 {
	status = "okay";
};

&cp0_gpio2 {
	status = "okay";
};

&cp0_i2c0 {
	pinctrl-names = "default";
	pinctrl-0 = <&cp0_i2c0_pins>;
	status = "okay";
	clock-frequency = <100000>;
	rtc@32 {
		compatible = "epson,rx8130";
		reg = <0x32>;
		wakeup-source;
	};
};

/* SLM-1521-V2, CON6 */
&cp0_pcie0 {
	status = "okay";
	num-lanes = <2>;
	num-viewport = <8>;
	phys = <&cp0_comphy0 0>, <&cp0_comphy1 0>;
};

/* U55 */
&cp0_spi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&cp0_spi0_pins>;
	reg = <0x700680 0x50>,          /* control */
	      <0x2000000 0x1000000>;    /* CS0 */
	status = "okay";
	spi-flash@0 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "jedec,spi-nor";
		reg = <0x0>;
		spi-max-frequency = <40000000>;
		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			partition@0 {
				label = "U-Boot";
				reg = <0x0 0x1f0000>;
			};
			partition@1f0000 {
				label = "U-Boot ENV Factory";
				reg = <0x1f0000 0x10000>;
			};
			partition@200000 {
				label = "Reserved";
				reg = <0x200000 0x1f0000>;
			};
			partition@3f0000 {
				label = "U-Boot ENV";
				reg = <0x3f0000 0x10000>;
			};
		};
	};
};

&cp0_syscon0 {
	cp0_pinctrl: pinctrl {
		compatible = "marvell,cp115-standalone-pinctrl";
		cp0_i2c0_pins: cp0-i2c-pins-0 {
			marvell,pins = "mpp37", "mpp38";
			marvell,function = "i2c0";
		};
		cp0_i2c1_pins: cp0-i2c-pins-1 {
			marvell,pins = "mpp35", "mpp36";
			marvell,function = "i2c1";
		};
		cp0_ge1_rgmii_pins: cp0-ge-rgmii-pins-0 {
			marvell,pins = "mpp0", "mpp1", "mpp2",
				       "mpp3", "mpp4", "mpp5",
				       "mpp6", "mpp7", "mpp8",
				       "mpp9", "mpp10", "mpp11";
			marvell,function = "ge0";
		};
		cp0_ge2_rgmii_pins: cp0-ge-rgmii-pins-1 {
			marvell,pins = "mpp44", "mpp45", "mpp46",
				       "mpp47", "mpp48", "mpp49",
				       "mpp50", "mpp51", "mpp52",
				       "mpp53", "mpp54", "mpp55";
			marvell,function = "ge1";
		};
		cp0_spi0_pins: cp0-spi-pins-0 {
			marvell,pins = "mpp13", "mpp14", "mpp15", "mpp16";
			marvell,function = "spi1";
		};
	};
};

/*
 * Instantiate the first connected CP115
 */

#define CP11X_NAME		cp1
#define CP11X_BASE		f6000000
#define CP11X_PCIEx_MEM_BASE(iface) (0xe2000000 + (iface * 0x1000000))
#define CP11X_PCIEx_MEM_SIZE(iface) 0xf00000
#define CP11X_PCIE0_BASE	f6600000
#define CP11X_PCIE1_BASE	f6620000
#define CP11X_PCIE2_BASE	f6640000

#include "armada-cp115.dtsi"

#undef CP11X_NAME
#undef CP11X_BASE
#undef CP11X_PCIEx_MEM_BASE
#undef CP11X_PCIEx_MEM_SIZE
#undef CP11X_PCIE0_BASE
#undef CP11X_PCIE1_BASE
#undef CP11X_PCIE2_BASE

&cp1_crypto {
	status = "okay";
};

&cp1_xmdio {
	status = "okay";
	cp1_nbaset_phy0: ethernet-phy@3 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <2>;
	};
	cp1_nbaset_phy1: ethernet-phy@4 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0>;
	};
	cp1_nbaset_phy2: ethernet-phy@5 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <8>;
	};
};

&cp1_ethernet {
	status = "okay";
};

/* CON50 */
&cp1_eth0 {
	status = "okay";
	phy-mode = "2500base-x";
	phys = <&cp1_comphy2 0>;
	phy = <&cp1_nbaset_phy0>;
};

&cp1_eth1 {
	status = "okay";
	phy-mode = "2500base-x";
	phys = <&cp1_comphy4 1>;
	phy = <&cp1_nbaset_phy1>;
};

&cp1_eth2 {
	status = "okay";
	phy-mode = "2500base-x";
	phys = <&cp1_comphy5 2>;
	phy = <&cp1_nbaset_phy2>;
};

&cp1_sata0 {
	status = "okay";
	sata-port@1 {
		status = "okay";
		phys = <&cp1_comphy0 1>;
	};
};

&cp1_gpio1 {
	status = "okay";
};

&cp1_gpio2 {
	status = "okay";
};

&cp1_i2c0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&cp1_i2c0_pins>;
	clock-frequency = <100000>;
};

&cp1_syscon0 {
	cp1_pinctrl: pinctrl {
		compatible = "marvell,cp115-standalone-pinctrl";
		cp1_i2c0_pins: cp1-i2c-pins-0 {
			marvell,pins = "mpp37", "mpp38";
			marvell,function = "i2c0";
		};
		cp1_spi0_pins: cp1-spi-pins-0 {
			marvell,pins = "mpp13", "mpp14", "mpp15", "mpp16";
			marvell,function = "spi1";
		};
		cp1_xhci0_vbus_pins: cp1-xhci0-vbus-pins {
			marvell,pins = "mpp3";
			marvell,function = "gpio";
		};
		cp1_sfp_pins: sfp-pins {
			marvell,pins = "mpp8", "mpp9", "mpp10", "mpp11";
			marvell,function = "gpio";
		};
	};
};

&cp1_thermal_ic {
	PUZZLE_FAN_THERMAL(cp1, &chassis_fan_group0);
};

&cp1_usb3_1 {
	status = "okay";
	phys = <&cp1_comphy3 1>;
	phy-names = "usb";
};