qcom-ipq4018-ecw5211.dts 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325
  1. #include "qcom-ipq4019.dtsi"
  2. #include <dt-bindings/gpio/gpio.h>
  3. #include <dt-bindings/input/input.h>
  4. #include <dt-bindings/soc/qcom,tcsr.h>
  5. / {
  6. model = "Edgecore ECW5211";
  7. compatible = "edgecore,ecw5211";
  8. aliases {
  9. led-boot = &led_power;
  10. led-failsafe = &led_power;
  11. led-running = &led_power;
  12. led-upgrade = &led_power;
  13. };
  14. chosen {
  15. bootargs-append = " root=/dev/ubiblock0_1";
  16. };
  17. keys {
  18. compatible = "gpio-keys";
  19. reset {
  20. label = "reset";
  21. gpios = <&tlmm 63 GPIO_ACTIVE_LOW>;
  22. linux,code = <KEY_RESTART>;
  23. };
  24. };
  25. leds {
  26. compatible = "gpio-leds";
  27. led_power: power {
  28. label = "yellow:power";
  29. gpios = <&tlmm 5 GPIO_ACTIVE_LOW>;
  30. };
  31. wlan2g {
  32. label = "green:wlan2g";
  33. gpios = <&tlmm 3 GPIO_ACTIVE_HIGH>;
  34. };
  35. wlan5g {
  36. label = "green:wlan5g";
  37. gpios = <&tlmm 2 GPIO_ACTIVE_HIGH>;
  38. };
  39. };
  40. soc {
  41. rng@22000 {
  42. status = "okay";
  43. };
  44. mdio@90000 {
  45. status = "okay";
  46. pinctrl-0 = <&mdio_pins>;
  47. pinctrl-names = "default";
  48. };
  49. ess-psgmii@98000 {
  50. status = "okay";
  51. };
  52. counter@4a1000 {
  53. compatible = "qcom,qca-gcnt";
  54. reg = <0x4a1000 0x4>;
  55. };
  56. tcsr@1949000 {
  57. compatible = "qcom,tcsr";
  58. reg = <0x1949000 0x100>;
  59. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  60. };
  61. tcsr@194b000 {
  62. status = "okay";
  63. compatible = "qcom,tcsr";
  64. reg = <0x194b000 0x100>;
  65. qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
  66. };
  67. ess_tcsr@1953000 {
  68. compatible = "qcom,tcsr";
  69. reg = <0x1953000 0x1000>;
  70. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  71. };
  72. tcsr@1957000 {
  73. compatible = "qcom,tcsr";
  74. reg = <0x1957000 0x100>;
  75. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  76. };
  77. usb2: usb2@60f8800 {
  78. status = "okay";
  79. };
  80. usb3: usb3@8af8800 {
  81. status = "okay";
  82. };
  83. crypto@8e3a000 {
  84. status = "okay";
  85. };
  86. watchdog@b017000 {
  87. status = "okay";
  88. };
  89. ess-switch@c000000 {
  90. status = "okay";
  91. };
  92. edma@c080000 {
  93. status = "okay";
  94. };
  95. };
  96. };
  97. &tlmm {
  98. mdio_pins: mdio_pinmux {
  99. mux_mdio {
  100. pins = "gpio53";
  101. function = "mdio";
  102. bias-pull-up;
  103. };
  104. mux_mdc {
  105. pins = "gpio52";
  106. function = "mdc";
  107. bias-pull-up;
  108. };
  109. };
  110. serial_pins: serial_pinmux {
  111. mux {
  112. pins = "gpio60", "gpio61";
  113. function = "blsp_uart0";
  114. bias-disable;
  115. };
  116. };
  117. spi0_pins: spi0_pinmux {
  118. pin {
  119. function = "blsp_spi0";
  120. pins = "gpio55", "gpio56", "gpio57";
  121. drive-strength = <2>;
  122. bias-disable;
  123. };
  124. pin_cs {
  125. function = "gpio";
  126. pins = "gpio54", "gpio4";
  127. drive-strength = <2>;
  128. bias-disable;
  129. output-high;
  130. };
  131. };
  132. i2c0_pins: i2c0_pinmux {
  133. mux_i2c {
  134. function = "blsp_i2c0";
  135. pins = "gpio58", "gpio59";
  136. drive-strength = <16>;
  137. bias-disable;
  138. };
  139. };
  140. };
  141. &blsp_dma {
  142. status = "okay";
  143. };
  144. &blsp1_spi1 {
  145. status = "okay";
  146. pinctrl-0 = <&spi0_pins>;
  147. pinctrl-names = "default";
  148. cs-gpios = <&tlmm 54 GPIO_ACTIVE_HIGH>, <&tlmm 4 GPIO_ACTIVE_HIGH>;
  149. flash@0 {
  150. status = "okay";
  151. compatible = "jedec,spi-nor";
  152. reg = <0>;
  153. spi-max-frequency = <24000000>;
  154. partitions {
  155. compatible = "fixed-partitions";
  156. #address-cells = <1>;
  157. #size-cells = <1>;
  158. partition@0 {
  159. label = "0:SBL1";
  160. reg = <0x00000000 0x00040000>;
  161. read-only;
  162. };
  163. partition@40000 {
  164. label = "0:MIBIB";
  165. reg = <0x00040000 0x00020000>;
  166. read-only;
  167. };
  168. partition@60000 {
  169. label = "0:QSEE";
  170. reg = <0x00060000 0x00060000>;
  171. read-only;
  172. };
  173. partition@c0000 {
  174. label = "0:CDT";
  175. reg = <0x000c0000 0x00010000>;
  176. read-only;
  177. };
  178. partition@d0000 {
  179. label = "0:DDRPARAMS";
  180. reg = <0x000d0000 0x00010000>;
  181. read-only;
  182. };
  183. partition@e0000 {
  184. label = "0:APPSBLENV"; /* uboot env*/
  185. reg = <0x000e0000 0x00010000>;
  186. read-only;
  187. };
  188. partition@f0000 {
  189. label = "0:APPSBL"; /* uboot */
  190. reg = <0x000f0000 0x00080000>;
  191. read-only;
  192. };
  193. partition@170000 {
  194. label = "0:ART";
  195. reg = <0x00170000 0x00010000>;
  196. read-only;
  197. };
  198. };
  199. };
  200. spi-nand@1 {
  201. status = "okay";
  202. compatible = "spi-nand";
  203. reg = <1>;
  204. spi-max-frequency = <24000000>;
  205. partitions {
  206. compatible = "fixed-partitions";
  207. #address-cells = <1>;
  208. #size-cells = <1>;
  209. partition@0 {
  210. label = "rootfs";
  211. reg = <0x00000000 0x04000000>;
  212. };
  213. };
  214. };
  215. };
  216. &blsp1_i2c3 {
  217. status = "okay";
  218. pinctrl-0 = <&i2c0_pins>;
  219. pinctrl-names = "default";
  220. tpm@29 {
  221. compatible = "atmel,at97sc3204t";
  222. reg = <0x29>;
  223. };
  224. };
  225. &blsp1_uart1 {
  226. status = "okay";
  227. pinctrl-0 = <&serial_pins>;
  228. pinctrl-names = "default";
  229. };
  230. &cryptobam {
  231. status = "okay";
  232. };
  233. &gmac0 {
  234. qcom,poll_required = <1>;
  235. qcom,poll_required_dynamic = <1>;
  236. qcom,phy_mdio_addr = <4>;
  237. vlan_tag = <2 0x20>;
  238. };
  239. &gmac1 {
  240. qcom,poll_required = <1>;
  241. qcom,poll_required_dynamic = <1>;
  242. qcom,phy_mdio_addr = <3>;
  243. vlan_tag = <1 0x10>;
  244. };
  245. &wifi0 {
  246. status = "okay";
  247. qcom,ath10k-calibration-variant = "Edgecore-ECW5211";
  248. };
  249. &wifi1 {
  250. status = "okay";
  251. qcom,ath10k-calibration-variant = "Edgecore-ECW5211";
  252. };
  253. &usb3_ss_phy {
  254. status = "okay";
  255. };
  256. &usb3_hs_phy {
  257. status = "okay";
  258. };
  259. &usb2_hs_phy {
  260. status = "okay";
  261. };