0111-arm64-dts-qcom-ipq8074-use-msi-parent-for-PCIe.patch 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. From fb1f6850be00d8dd8a54017be4c1336e224069ac Mon Sep 17 00:00:00 2001
  2. From: Robert Marko <[email protected]>
  3. Date: Wed, 16 Nov 2022 22:26:25 +0100
  4. Subject: [PATCH] arm64: dts: qcom: ipq8074: use msi-parent for PCIe
  5. Instead of hardcoding the IRQ, simply use msi-parent instead.
  6. Signed-off-by: Robert Marko <[email protected]>
  7. ---
  8. arch/arm64/boot/dts/qcom/ipq8074.dtsi | 8 +++-----
  9. 1 file changed, 3 insertions(+), 5 deletions(-)
  10. --- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
  11. +++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
  12. @@ -755,7 +755,7 @@
  13. reg = <0x0b000000 0x1000>, <0x0b002000 0x1000>;
  14. ranges = <0 0xb00a000 0xffd>;
  15. - v2m@0 {
  16. + gic_v2m0: v2m@0 {
  17. compatible = "arm,gic-v2m-frame";
  18. msi-controller;
  19. reg = <0x0 0xffd>;
  20. @@ -868,8 +868,7 @@
  21. ranges = <0x81000000 0x0 0x00000000 0x10200000 0x0 0x10000>, /* I/O */
  22. <0x82000000 0x0 0x10220000 0x10220000 0x0 0xfde0000>; /* MEM */
  23. - interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
  24. - interrupt-names = "msi";
  25. + msi-parent = <&gic_v2m0>;
  26. #interrupt-cells = <1>;
  27. interrupt-map-mask = <0 0 0 0x7>;
  28. interrupt-map = <0 0 0 1 &intc 0 0 142
  29. @@ -930,8 +929,7 @@
  30. ranges = <0x81000000 0x0 0x00000000 0x20200000 0x0 0x10000>, /* I/O */
  31. <0x82000000 0x0 0x20220000 0x20220000 0x0 0xfde0000>; /* MEM */
  32. - interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
  33. - interrupt-names = "msi";
  34. + msi-parent = <&gic_v2m0>;
  35. #interrupt-cells = <1>;
  36. interrupt-map-mask = <0 0 0 0x7>;
  37. interrupt-map = <0 0 0 1 &intc 0 0 75