139-Documentation-add-BCM6368-pincontroller-binding-docu.patch 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. From 30594cf9bfff176a9e4b14c50dcd8b9d0cc3edec Mon Sep 17 00:00:00 2001
  2. From: Jonas Gorski <[email protected]>
  3. Date: Wed, 27 Jul 2016 11:36:51 +0200
  4. Subject: [PATCH 10/16] Documentation: add BCM6368 pincontroller binding
  5. documentation
  6. Add binding documentation for the pincontrol core found in BCM6368 SoCs.
  7. Signed-off-by: Jonas Gorski <[email protected]>
  8. ---
  9. .../bindings/pinctrl/brcm,bcm6368-pinctrl.txt | 67 ++++++++++++++++++++++
  10. 1 file changed, 67 insertions(+)
  11. create mode 100644 Documentation/devicetree/bindings/pinctrl/brcm,bcm6368-pinctrl.txt
  12. --- /dev/null
  13. +++ b/Documentation/devicetree/bindings/pinctrl/brcm,bcm6368-pinctrl.txt
  14. @@ -0,0 +1,67 @@
  15. +* Broadcom BCM6368 pin controller
  16. +
  17. +Required properties:
  18. +- compatible: Must be "brcm,bcm6368-pinctrl".
  19. +- reg: Register specifiers of dirout, dat, mode registers.
  20. +- reg-names: Must be "dirout", "dat", "mode".
  21. +- brcm,gpiobasemode: Phandle to the gpio basemode register.
  22. +- gpio-controller: Identifies this node as a GPIO controller.
  23. +- #gpio-cells: Must be <2>.
  24. +
  25. +Example:
  26. +
  27. +pinctrl: pin-controller@10000080 {
  28. + compatible = "brcm,bcm6368-pinctrl";
  29. + reg = <0x10000080 0x08>,
  30. + <0x10000088 0x08>,
  31. + <0x10000098 0x04>;
  32. + reg-names = "dirout", "dat", "mode";
  33. + brcm,gpiobasemode = <&gpiobasemode>;
  34. +
  35. + gpio-controller;
  36. + #gpio-cells = <2>;
  37. +};
  38. +
  39. +gpiobasemode: syscon@100000b8 {
  40. + compatible = "brcm,bcm6368-gpiobasemode", "syscon";
  41. + reg = <0x100000b8 4>;
  42. + native-endian;
  43. +};
  44. +
  45. +Available pins/groups and functions:
  46. +
  47. +name pins functions
  48. +-----------------------------------------------------------
  49. +gpio0 0 analog_afe0
  50. +gpio1 1 analog_afe1
  51. +gpio2 2 sys_irq
  52. +gpio3 3 serial_led_data
  53. +gpio4 4 serial_led_clk
  54. +gpio5 5 inet_led
  55. +gpio6 6 ephy0_led
  56. +gpio7 7 ephy1_led
  57. +gpio8 8 ephy2_led
  58. +gpio9 9 ephy3_led
  59. +gpio10 10 robosw_led_data
  60. +gpio11 11 robosw_led_clk
  61. +gpio12 12 robosw_led0
  62. +gpio13 13 robosw_led1
  63. +gpio14 14 usb_device_led
  64. +gpio15 15 -
  65. +gpio16 16 pci_req1
  66. +gpio17 17 pci_gnt1
  67. +gpio18 18 pci_intb
  68. +gpio19 19 pci_req0
  69. +gpio20 20 pci_gnt0
  70. +gpio21 21 -
  71. +gpio22 22 pcmcia_cd1
  72. +gpio23 23 pcmcia_cd2
  73. +gpio24 24 pcmcia_vs1
  74. +gpio25 25 pcmcia_vs2
  75. +gpio26 26 ebi_cs2
  76. +gpio27 27 ebi_cs3
  77. +gpio28 28 spi_cs2
  78. +gpio29 29 spi_cs3
  79. +gpio30 30 spi_cs4
  80. +gpio31 31 spi_cs5
  81. +uart1_grp 30-33 uart1