qcom-ipq4019-qxwlan-e2600ac-c1.dts 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980
  1. /* SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. *
  3. * Copyright (c) 2018 Peng Zhang <[email protected]>
  4. *
  5. */
  6. #include "qcom-ipq4019-qxwlan-e2600ac.dtsi"
  7. #include <dt-bindings/gpio/gpio.h>
  8. #include <dt-bindings/input/input.h>
  9. / {
  10. model = "Qxwlan E2600AC c1";
  11. compatible = "qxwlan,e2600ac-c1";
  12. };
  13. &blsp1_spi1 {
  14. pinctrl-0 = <&spi_0_pins>;
  15. pinctrl-names = "default";
  16. status = "okay";
  17. cs-gpios = <&tlmm 12 GPIO_ACTIVE_LOW>;
  18. flash@0 {
  19. reg = <0>;
  20. compatible = "jedec,spi-nor";
  21. spi-max-frequency = <24000000>;
  22. partitions {
  23. compatible = "fixed-partitions";
  24. #address-cells = <1>;
  25. #size-cells = <1>;
  26. partition@0 {
  27. label = "0:SBL1";
  28. reg = <0x0 0x40000>;
  29. read-only;
  30. };
  31. partition@40000 {
  32. label = "0:MIBIB";
  33. reg = <0x40000 0x20000>;
  34. read-only;
  35. };
  36. partition@60000 {
  37. label = "0:QSEE";
  38. reg = <0x60000 0x60000>;
  39. read-only;
  40. };
  41. partition@c0000 {
  42. label = "0:CDT";
  43. reg = <0xc0000 0x10000>;
  44. read-only;
  45. };
  46. partition@d0000 {
  47. label = "0:DDRPARAMS";
  48. reg = <0xd0000 0x10000>;
  49. read-only;
  50. };
  51. partition@e0000 {
  52. label = "0:APPSBLENV";
  53. reg = <0xe0000 0x10000>;
  54. read-only;
  55. };
  56. partition@f0000 {
  57. label = "0:APPSBL";
  58. reg = <0xf0000 0x80000>;
  59. read-only;
  60. };
  61. partition@170000 {
  62. label = "0:ART";
  63. reg = <0x170000 0x10000>;
  64. read-only;
  65. };
  66. partition@180000 {
  67. compatible = "denx,fit";
  68. label = "firmware";
  69. reg = <0x180000 0x1e80000>;
  70. };
  71. };
  72. };
  73. };