rtl8382_hpe_1920-16g.dts 1008 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "rtl8382_hpe_1920.dtsi"
  3. / {
  4. compatible = "hpe,1920-16g", "realtek,rtl838x-soc";
  5. model = "HPE 1920-16G (JG923A)";
  6. };
  7. &switch0 {
  8. ports {
  9. #address-cells = <1>;
  10. #size-cells = <0>;
  11. SWITCH_PORT(8, 1, internal)
  12. SWITCH_PORT(9, 2, internal)
  13. SWITCH_PORT(10, 3, internal)
  14. SWITCH_PORT(11, 4, internal)
  15. SWITCH_PORT(12, 5, internal)
  16. SWITCH_PORT(13, 6, internal)
  17. SWITCH_PORT(14, 7, internal)
  18. SWITCH_PORT(15, 8, internal)
  19. SWITCH_PORT(16, 9, qsgmii)
  20. SWITCH_PORT(17, 10, qsgmii)
  21. SWITCH_PORT(18, 11, qsgmii)
  22. SWITCH_PORT(19, 12, qsgmii)
  23. SWITCH_PORT(20, 13, qsgmii)
  24. SWITCH_PORT(21, 14, qsgmii)
  25. SWITCH_PORT(22, 15, qsgmii)
  26. SWITCH_PORT(23, 16, qsgmii)
  27. SWITCH_PORT(24, 17, qsgmii)
  28. SWITCH_PORT(25, 18, qsgmii)
  29. SWITCH_PORT(26, 19, qsgmii)
  30. SWITCH_PORT(27, 20, qsgmii)
  31. port@28 {
  32. ethernet = <&ethernet0>;
  33. reg = <28>;
  34. phy-mode = "internal";
  35. fixed-link {
  36. speed = <1000>;
  37. full-duplex;
  38. };
  39. };
  40. };
  41. };