200-v5.2-usb-dwc2-Set-lpm-mode-parameters-depend-on-HW-configuration.patch 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. From 28b5c129ca6e585ec95c160ec4297bc6c6360b6f Mon Sep 17 00:00:00 2001
  2. From: Minas Harutyunyan <[email protected]>
  3. Date: Mon, 4 Mar 2019 17:08:07 +0400
  4. Subject: usb: dwc2: Set lpm mode parameters depend on HW configuration
  5. If core not supported lpm, i.e. BCM2835 then confusing warnings seen
  6. in log.
  7. To avoid these warnings, added function dwc2_set_param_lpm() to set
  8. lpm and other lpm related parameters based on lpm support by core.
  9. Signed-off-by: Minas Harutyunyan <[email protected]>
  10. Signed-off-by: Felipe Balbi <[email protected]>
  11. ---
  12. drivers/usb/dwc2/params.c | 23 ++++++++++++++++++-----
  13. 1 file changed, 18 insertions(+), 5 deletions(-)
  14. --- a/drivers/usb/dwc2/params.c
  15. +++ b/drivers/usb/dwc2/params.c
  16. @@ -273,6 +273,23 @@ static void dwc2_set_param_power_down(st
  17. hsotg->params.power_down = val;
  18. }
  19. +static void dwc2_set_param_lpm(struct dwc2_hsotg *hsotg)
  20. +{
  21. + struct dwc2_core_params *p = &hsotg->params;
  22. +
  23. + p->lpm = hsotg->hw_params.lpm_mode;
  24. + if (p->lpm) {
  25. + p->lpm_clock_gating = true;
  26. + p->besl = true;
  27. + p->hird_threshold_en = true;
  28. + p->hird_threshold = 4;
  29. + } else {
  30. + p->lpm_clock_gating = false;
  31. + p->besl = false;
  32. + p->hird_threshold_en = false;
  33. + }
  34. +}
  35. +
  36. /**
  37. * dwc2_set_default_params() - Set all core parameters to their
  38. * auto-detected default values.
  39. @@ -291,6 +308,7 @@ static void dwc2_set_default_params(stru
  40. dwc2_set_param_speed(hsotg);
  41. dwc2_set_param_phy_utmi_width(hsotg);
  42. dwc2_set_param_power_down(hsotg);
  43. + dwc2_set_param_lpm(hsotg);
  44. p->phy_ulpi_ddr = false;
  45. p->phy_ulpi_ext_vbus = false;
  46. @@ -303,11 +321,6 @@ static void dwc2_set_default_params(stru
  47. p->reload_ctl = (hw->snpsid >= DWC2_CORE_REV_2_92a);
  48. p->uframe_sched = true;
  49. p->external_id_pin_ctl = false;
  50. - p->lpm = true;
  51. - p->lpm_clock_gating = true;
  52. - p->besl = true;
  53. - p->hird_threshold_en = true;
  54. - p->hird_threshold = 4;
  55. p->ipg_isoc_en = false;
  56. p->max_packet_count = hw->max_packet_count;
  57. p->max_transfer_size = hw->max_transfer_size;