qcom-ipq8064-db149.dts 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236
  1. #include "qcom-ipq8064-v1.0.dtsi"
  2. / {
  3. model = "Qualcomm IPQ8064/DB149";
  4. compatible = "qcom,ipq8064-db149", "qcom,ipq8064";
  5. reserved-memory {
  6. #address-cells = <1>;
  7. #size-cells = <1>;
  8. ranges;
  9. rsvd@41200000 {
  10. reg = <0x41200000 0x300000>;
  11. no-map;
  12. };
  13. };
  14. alias {
  15. serial0 = &uart2;
  16. mdio-gpio0 = &mdio0;
  17. };
  18. chosen {
  19. linux,stdout-path = "serial0:115200n8";
  20. };
  21. soc {
  22. pinmux@800000 {
  23. i2c4_pins: i2c4_pinmux {
  24. pins = "gpio12", "gpio13";
  25. function = "gsbi4";
  26. bias-disable;
  27. };
  28. spi_pins: spi_pins {
  29. mux {
  30. pins = "gpio18", "gpio19", "gpio21";
  31. function = "gsbi5";
  32. drive-strength = <10>;
  33. bias-none;
  34. };
  35. };
  36. mdio0_pins: mdio0_pins {
  37. mux {
  38. pins = "gpio0", "gpio1";
  39. function = "gpio";
  40. drive-strength = <8>;
  41. bias-disable;
  42. };
  43. };
  44. rgmii0_pins: rgmii0_pins {
  45. mux {
  46. pins = "gpio2", "gpio66";
  47. drive-strength = <8>;
  48. bias-disable;
  49. };
  50. };
  51. };
  52. gsbi2: gsbi@12480000 {
  53. qcom,mode = <GSBI_PROT_I2C_UART>;
  54. status = "ok";
  55. uart2: serial@12490000 {
  56. status = "ok";
  57. };
  58. };
  59. gsbi5: gsbi@1a200000 {
  60. qcom,mode = <GSBI_PROT_SPI>;
  61. status = "ok";
  62. spi4: spi@1a280000 {
  63. status = "ok";
  64. spi-max-frequency = <50000000>;
  65. pinctrl-0 = <&spi_pins>;
  66. pinctrl-names = "default";
  67. cs-gpios = <&qcom_pinmux 20 0>;
  68. flash: m25p80@0 {
  69. compatible = "s25fl256s1";
  70. #address-cells = <1>;
  71. #size-cells = <1>;
  72. spi-max-frequency = <50000000>;
  73. reg = <0>;
  74. m25p,fast-read;
  75. partition@0 {
  76. label = "lowlevel_init";
  77. reg = <0x0 0x1b0000>;
  78. };
  79. partition@1 {
  80. label = "u-boot";
  81. reg = <0x1b0000 0x80000>;
  82. };
  83. partition@2 {
  84. label = "u-boot-env";
  85. reg = <0x230000 0x40000>;
  86. };
  87. partition@3 {
  88. label = "caldata";
  89. reg = <0x270000 0x40000>;
  90. };
  91. partition@4 {
  92. label = "firmware";
  93. reg = <0x2b0000 0x1d50000>;
  94. };
  95. };
  96. };
  97. };
  98. sata-phy@1b400000 {
  99. status = "ok";
  100. };
  101. sata@29000000 {
  102. status = "ok";
  103. };
  104. phy@100f8800 { /* USB3 port 1 HS phy */
  105. status = "ok";
  106. };
  107. phy@100f8830 { /* USB3 port 1 SS phy */
  108. status = "ok";
  109. };
  110. phy@110f8800 { /* USB3 port 0 HS phy */
  111. status = "ok";
  112. };
  113. phy@110f8830 { /* USB3 port 0 SS phy */
  114. status = "ok";
  115. };
  116. usb30@0 {
  117. status = "ok";
  118. };
  119. usb30@1 {
  120. status = "ok";
  121. };
  122. pcie0: pci@1b500000 {
  123. status = "ok";
  124. };
  125. pcie1: pci@1b700000 {
  126. status = "ok";
  127. };
  128. pcie2: pci@1b900000 {
  129. status = "ok";
  130. };
  131. mdio0: mdio {
  132. compatible = "virtual,mdio-gpio";
  133. #address-cells = <1>;
  134. #size-cells = <0>;
  135. gpios = <&qcom_pinmux 1 0 &qcom_pinmux 0 0>;
  136. pinctrl-0 = <&mdio0_pins>;
  137. pinctrl-names = "default";
  138. phy0: ethernet-phy@0 {
  139. device_type = "ethernet-phy";
  140. reg = <0>;
  141. qca,ar8327-initvals = <
  142. 0x00004 0x7600000 /* PAD0_MODE */
  143. 0x00008 0x1000000 /* PAD5_MODE */
  144. 0x0000c 0x80 /* PAD6_MODE */
  145. 0x000e4 0x6a545 /* MAC_POWER_SEL */
  146. 0x000e0 0xc74164de /* SGMII_CTRL */
  147. 0x0007c 0x4e /* PORT0_STATUS */
  148. 0x00094 0x4e /* PORT6_STATUS */
  149. >;
  150. };
  151. phy4: ethernet-phy@4 {
  152. device_type = "ethernet-phy";
  153. reg = <4>;
  154. };
  155. phy6: ethernet-phy@6 {
  156. device_type = "ethernet-phy";
  157. reg = <6>;
  158. };
  159. phy7: ethernet-phy@7 {
  160. device_type = "ethernet-phy";
  161. reg = <7>;
  162. };
  163. };
  164. gmac0: ethernet@37000000 {
  165. status = "ok";
  166. phy-mode = "rgmii";
  167. qcom,id = <0>;
  168. phy-handle = <&phy4>;
  169. pinctrl-0 = <&rgmii0_pins>;
  170. pinctrl-names = "default";
  171. };
  172. gmac1: ethernet@37200000 {
  173. status = "ok";
  174. phy-mode = "sgmii";
  175. qcom,id = <1>;
  176. fixed-link {
  177. speed = <1000>;
  178. full-duplex;
  179. };
  180. };
  181. gmac2: ethernet@37400000 {
  182. status = "ok";
  183. phy-mode = "sgmii";
  184. qcom,id = <2>;
  185. phy-handle = <&phy6>;
  186. };
  187. gmac3: ethernet@37600000 {
  188. status = "ok";
  189. phy-mode = "sgmii";
  190. qcom,id = <3>;
  191. phy-handle = <&phy7>;
  192. };
  193. };
  194. };