2
0

433-add-qihoo_360t7.patch 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420
  1. --- /dev/null
  2. +++ b/configs/mt7981_qihoo-360t7_defconfig
  3. @@ -0,0 +1,175 @@
  4. +CONFIG_ARM=y
  5. +CONFIG_POSITION_INDEPENDENT=y
  6. +CONFIG_ARCH_MEDIATEK=y
  7. +CONFIG_TARGET_MT7981=y
  8. +CONFIG_TEXT_BASE=0x41e00000
  9. +CONFIG_SYS_MALLOC_F_LEN=0x4000
  10. +CONFIG_SYS_HAS_NONCACHED_MEMORY=y
  11. +CONFIG_NR_DRAM_BANKS=1
  12. +CONFIG_DEFAULT_DEVICE_TREE="mt7981_qihoo-360t7"
  13. +CONFIG_DEFAULT_ENV_FILE="qihoo-360t7_env"
  14. +CONFIG_DEFAULT_FDT_FILE="mediatek/mt7981_qihoo-360t7.dtb"
  15. +CONFIG_OF_LIBFDT_OVERLAY=y
  16. +CONFIG_DEBUG_UART_BASE=0x11002000
  17. +CONFIG_DEBUG_UART_CLOCK=40000000
  18. +CONFIG_DEBUG_UART=y
  19. +CONFIG_SYS_LOAD_ADDR=0x46000000
  20. +CONFIG_SMBIOS_PRODUCT_NAME=""
  21. +CONFIG_AUTOBOOT_KEYED=y
  22. +CONFIG_BOOTDELAY=30
  23. +CONFIG_AUTOBOOT_MENU_SHOW=y
  24. +CONFIG_CFB_CONSOLE_ANSI=y
  25. +CONFIG_BOARD_LATE_INIT=y
  26. +CONFIG_BUTTON=y
  27. +CONFIG_BUTTON_GPIO=y
  28. +CONFIG_GPIO_HOG=y
  29. +CONFIG_CMD_ENV_FLAGS=y
  30. +CONFIG_FIT=y
  31. +CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
  32. +CONFIG_LED=y
  33. +CONFIG_LED_BLINK=y
  34. +CONFIG_LED_GPIO=y
  35. +CONFIG_LOGLEVEL=7
  36. +CONFIG_LOG=y
  37. +CONFIG_SYS_PROMPT="MT7981> "
  38. +CONFIG_CMD_BOOTMENU=y
  39. +CONFIG_CMD_BOOTP=y
  40. +CONFIG_CMD_BUTTON=y
  41. +CONFIG_CMD_CACHE=y
  42. +CONFIG_CMD_CDP=y
  43. +CONFIG_CMD_CPU=y
  44. +CONFIG_CMD_DHCP=y
  45. +CONFIG_CMD_DM=y
  46. +CONFIG_CMD_DNS=y
  47. +CONFIG_CMD_ECHO=y
  48. +CONFIG_CMD_ENV_READMEM=y
  49. +CONFIG_CMD_ERASEENV=y
  50. +CONFIG_CMD_EXT4=y
  51. +CONFIG_CMD_FAT=y
  52. +CONFIG_CMD_FDT=y
  53. +CONFIG_CMD_FS_GENERIC=y
  54. +CONFIG_CMD_FS_UUID=y
  55. +CONFIG_CMD_GPIO=y
  56. +CONFIG_CMD_GPT=y
  57. +CONFIG_CMD_HASH=y
  58. +CONFIG_CMD_ITEST=y
  59. +CONFIG_CMD_LED=y
  60. +CONFIG_CMD_LICENSE=y
  61. +CONFIG_CMD_LINK_LOCAL=y
  62. +# CONFIG_CMD_MBR is not set
  63. +CONFIG_CMD_PCI=y
  64. +CONFIG_CMD_PSTORE=y
  65. +CONFIG_CMD_PSTORE_MEM_ADDR=0x42ff0000
  66. +CONFIG_CMD_SF_TEST=y
  67. +CONFIG_CMD_PING=y
  68. +CONFIG_CMD_PXE=y
  69. +CONFIG_CMD_PWM=y
  70. +CONFIG_CMD_SMC=y
  71. +CONFIG_CMD_TFTPBOOT=y
  72. +CONFIG_CMD_TFTPSRV=y
  73. +CONFIG_CMD_UBI=y
  74. +CONFIG_CMD_UBI_RENAME=y
  75. +CONFIG_CMD_UBIFS=y
  76. +CONFIG_CMD_ASKENV=y
  77. +CONFIG_CMD_PART=y
  78. +CONFIG_CMD_RARP=y
  79. +CONFIG_CMD_SETEXPR=y
  80. +CONFIG_CMD_SLEEP=y
  81. +CONFIG_CMD_SNTP=y
  82. +CONFIG_CMD_SOURCE=y
  83. +CONFIG_CMD_STRINGS=y
  84. +CONFIG_CMD_UUID=y
  85. +CONFIG_DISPLAY_CPUINFO=y
  86. +CONFIG_DM_MTD=y
  87. +CONFIG_DM_REGULATOR=y
  88. +CONFIG_DM_REGULATOR_FIXED=y
  89. +CONFIG_DM_REGULATOR_GPIO=y
  90. +CONFIG_DM_PWM=y
  91. +CONFIG_PWM_MTK=y
  92. +CONFIG_HUSH_PARSER=y
  93. +CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
  94. +CONFIG_SYS_RELOC_GD_ENV_ADDR=y
  95. +CONFIG_VERSION_VARIABLE=y
  96. +CONFIG_PARTITION_UUIDS=y
  97. +CONFIG_NETCONSOLE=y
  98. +CONFIG_REGMAP=y
  99. +CONFIG_SYSCON=y
  100. +CONFIG_CLK=y
  101. +CONFIG_DM_GPIO=y
  102. +CONFIG_DM_SCSI=y
  103. +CONFIG_AHCI=y
  104. +CONFIG_AHCI_PCI=y
  105. +CONFIG_SCSI_AHCI=y
  106. +CONFIG_SCSI=y
  107. +CONFIG_CMD_SCSI=y
  108. +CONFIG_PHY=y
  109. +CONFIG_PHY_MTK_TPHY=y
  110. +CONFIG_PHY_FIXED=y
  111. +CONFIG_MTK_AHCI=y
  112. +CONFIG_DM_ETH=y
  113. +CONFIG_MEDIATEK_ETH=y
  114. +CONFIG_PCI=y
  115. +# CONFIG_MMC is not set
  116. +# CONFIG_DM_MMC is not set
  117. +CONFIG_MTD=y
  118. +CONFIG_MTD_UBI_FASTMAP=y
  119. +CONFIG_DM_PCI=y
  120. +CONFIG_PCIE_MEDIATEK=y
  121. +CONFIG_PINCTRL=y
  122. +CONFIG_PINCONF=y
  123. +CONFIG_PINCTRL_MT7622=y
  124. +CONFIG_POWER_DOMAIN=y
  125. +CONFIG_PRE_CONSOLE_BUFFER=y
  126. +CONFIG_PRE_CON_BUF_ADDR=0x4007EF00
  127. +CONFIG_MTK_POWER_DOMAIN=y
  128. +CONFIG_RAM=y
  129. +CONFIG_DM_SERIAL=y
  130. +CONFIG_MTK_SERIAL=y
  131. +CONFIG_SPI=y
  132. +CONFIG_DM_SPI=y
  133. +CONFIG_MTK_SPI_NAND=y
  134. +CONFIG_MTK_SPI_NAND_MTD=y
  135. +CONFIG_SYSRESET_WATCHDOG=y
  136. +CONFIG_WDT_MTK=y
  137. +CONFIG_LZO=y
  138. +CONFIG_ZSTD=y
  139. +CONFIG_HEXDUMP=y
  140. +CONFIG_RANDOM_UUID=y
  141. +CONFIG_REGEX=y
  142. +CONFIG_OF_EMBED=y
  143. +CONFIG_ENV_OVERWRITE=y
  144. +CONFIG_ENV_IS_IN_UBI=y
  145. +CONFIG_ENV_UBI_PART="ubi"
  146. +CONFIG_ENV_SIZE=0x1f000
  147. +CONFIG_ENV_SIZE_REDUND=0x1f000
  148. +CONFIG_ENV_UBI_VOLUME="ubootenv"
  149. +CONFIG_ENV_UBI_VOLUME_REDUND="ubootenv2"
  150. +CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
  151. +CONFIG_NET_RANDOM_ETHADDR=y
  152. +CONFIG_REGMAP=y
  153. +CONFIG_SYSCON=y
  154. +CONFIG_CLK=y
  155. +CONFIG_PHY_FIXED=y
  156. +CONFIG_DM_ETH=y
  157. +CONFIG_MEDIATEK_ETH=y
  158. +CONFIG_PINCTRL=y
  159. +CONFIG_PINCONF=y
  160. +CONFIG_PINCTRL_MT7981=y
  161. +CONFIG_POWER_DOMAIN=y
  162. +CONFIG_MTK_POWER_DOMAIN=y
  163. +CONFIG_DM_REGULATOR=y
  164. +CONFIG_DM_REGULATOR_FIXED=y
  165. +CONFIG_DM_SERIAL=y
  166. +CONFIG_MTK_SERIAL=y
  167. +CONFIG_HEXDUMP=y
  168. +CONFIG_USE_DEFAULT_ENV_FILE=y
  169. +CONFIG_MTD_SPI_NAND=y
  170. +CONFIG_MTK_SPIM=y
  171. +CONFIG_CMD_MTD=y
  172. +CONFIG_CMD_NAND=y
  173. +CONFIG_CMD_NAND_TRIMFFS=y
  174. +CONFIG_LMB_MAX_REGIONS=64
  175. +CONFIG_USE_IPADDR=y
  176. +CONFIG_IPADDR="192.168.1.1"
  177. +CONFIG_USE_SERVERIP=y
  178. +CONFIG_SERVERIP="192.168.1.254"
  179. --- /dev/null
  180. +++ b/arch/arm/dts/mt7981_qihoo-360t7.dts
  181. @@ -0,0 +1,180 @@
  182. +// SPDX-License-Identifier: GPL-2.0
  183. +/*
  184. + * Copyright (c) 2022 MediaTek Inc.
  185. + * Author: Sam Shih <[email protected]>
  186. + */
  187. +
  188. +/dts-v1/;
  189. +#include "mt7981.dtsi"
  190. +#include <dt-bindings/gpio/gpio.h>
  191. +#include <dt-bindings/input/linux-event-codes.h>
  192. +
  193. +/ {
  194. + #address-cells = <1>;
  195. + #size-cells = <1>;
  196. + model = "Qihoo 360T7";
  197. + compatible = "mediatek,mt7981", "mediatek,mt7981-rfb";
  198. +
  199. + chosen {
  200. + stdout-path = &uart0;
  201. + tick-timer = &timer0;
  202. + };
  203. +
  204. + keys {
  205. + compatible = "gpio-keys";
  206. +
  207. + factory {
  208. + label = "reset";
  209. + linux,code = <KEY_RESTART>;
  210. + gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
  211. + };
  212. +
  213. + wps {
  214. + label = "wps";
  215. + linux,code = <KEY_WPS_BUTTON>;
  216. + gpios = <&gpio 0 GPIO_ACTIVE_LOW>;
  217. + };
  218. + };
  219. +
  220. + leds {
  221. + compatible = "gpio-leds";
  222. +
  223. + status_red {
  224. + label = "red:status";
  225. + gpios = <&gpio 3 GPIO_ACTIVE_LOW>;
  226. + };
  227. +
  228. + status_green {
  229. + label = "green:status";
  230. + gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
  231. + };
  232. + };
  233. +};
  234. +
  235. +&uart0 {
  236. + mediatek,force-highspeed;
  237. + status = "okay";
  238. +};
  239. +
  240. +&uart1 {
  241. + pinctrl-names = "default";
  242. + pinctrl-0 = <&uart1_pins>;
  243. + status = "disabled";
  244. +};
  245. +
  246. +&eth {
  247. + status = "okay";
  248. + mediatek,gmac-id = <0>;
  249. + phy-mode = "sgmii";
  250. + mediatek,switch = "mt7531";
  251. + reset-gpios = <&gpio 39 GPIO_ACTIVE_HIGH>;
  252. +
  253. + fixed-link {
  254. + speed = <1000>;
  255. + full-duplex;
  256. + };
  257. +};
  258. +
  259. +&pinctrl {
  260. + spi_flash_pins: spi0-pins-func-1 {
  261. + mux {
  262. + function = "flash";
  263. + groups = "spi0", "spi0_wp_hold";
  264. + };
  265. +
  266. + conf-pu {
  267. + pins = "SPI0_CS", "SPI0_HOLD", "SPI0_WP";
  268. + drive-strength = <MTK_DRIVE_8mA>;
  269. + bias-pull-up = <MTK_PUPD_SET_R1R0_00>;
  270. + };
  271. +
  272. + conf-pd {
  273. + pins = "SPI0_CLK", "SPI0_MOSI", "SPI0_MISO";
  274. + drive-strength = <MTK_DRIVE_8mA>;
  275. + bias-pull-down = <MTK_PUPD_SET_R1R0_00>;
  276. + };
  277. + };
  278. +
  279. + spic_pins: spi1-pins-func-1 {
  280. + mux {
  281. + function = "spi";
  282. + groups = "spi1_1";
  283. + };
  284. + };
  285. +
  286. + uart1_pins: spi1-pins-func-3 {
  287. + mux {
  288. + function = "uart";
  289. + groups = "uart1_2";
  290. + };
  291. + };
  292. +
  293. + pwm_pins: pwm0-pins-func-1 {
  294. + mux {
  295. + function = "pwm";
  296. + groups = "pwm0_1", "pwm1_0";
  297. + };
  298. + };
  299. +};
  300. +
  301. +&pwm {
  302. + pinctrl-names = "default";
  303. + pinctrl-0 = <&pwm_pins>;
  304. + status = "okay";
  305. +};
  306. +
  307. +&spi0 {
  308. + #address-cells = <1>;
  309. + #size-cells = <0>;
  310. + pinctrl-names = "default";
  311. + pinctrl-0 = <&spi_flash_pins>;
  312. + status = "okay";
  313. + must_tx;
  314. + enhance_timing;
  315. + dma_ext;
  316. + ipm_design;
  317. + support_quad;
  318. + tick_dly = <2>;
  319. + sample_sel = <0>;
  320. +
  321. + spi_nand@0 {
  322. + compatible = "spi-nand";
  323. + reg = <0>;
  324. + spi-max-frequency = <52000000>;
  325. +
  326. + partitions {
  327. + compatible = "fixed-partitions";
  328. + #address-cells = <1>;
  329. + #size-cells = <1>;
  330. +
  331. + partition@0 {
  332. + label = "bl2";
  333. + reg = <0x0 0x100000>;
  334. + };
  335. +
  336. + partition@100000 {
  337. + label = "orig-env";
  338. + reg = <0x100000 0x80000>;
  339. + };
  340. +
  341. + partition@160000 {
  342. + label = "factory";
  343. + reg = <0x180000 0x200000>;
  344. + };
  345. +
  346. + partition@380000 {
  347. + label = "fip";
  348. + reg = <0x380000 0x200000>;
  349. + };
  350. +
  351. + partition@580000 {
  352. + label = "ubi";
  353. + reg = <0x580000 0x6c00000>;
  354. + };
  355. + };
  356. + };
  357. +};
  358. +
  359. +&watchdog {
  360. + status = "disabled";
  361. +};
  362. --- /dev/null
  363. +++ b/qihoo-360t7_env
  364. @@ -0,0 +1,56 @@
  365. +ipaddr=192.168.1.1
  366. +serverip=192.168.1.254
  367. +loadaddr=0x46000000
  368. +console=earlycon=uart8250,mmio32,0x11002000 console=ttyS0
  369. +bootcmd=if pstore check ; then run boot_recovery ; else run boot_ubi ; fi
  370. +bootconf=config-1
  371. +bootdelay=0
  372. +bootfile=openwrt-mediatek-filogic-qihoo_360t7-initramfs-recovery.itb
  373. +bootfile_bl2=openwrt-mediatek-filogic-qihoo_360t7-preloader.bin
  374. +bootfile_fip=openwrt-mediatek-filogic-qihoo_360t7-bl31-uboot.fip
  375. +bootfile_upg=openwrt-mediatek-filogic-qihoo_360t7-squashfs-sysupgrade.itb
  376. +bootled_pwr=green:status
  377. +bootled_rec=red:status
  378. +bootmenu_confirm_return=askenv - Press ENTER to return to menu ; bootmenu 60
  379. +bootmenu_default=0
  380. +bootmenu_delay=0
  381. +bootmenu_title= ( ( ( OpenWrt ) ) )
  382. +bootmenu_0=Initialize environment.=run _firstboot
  383. +bootmenu_0d=Run default boot command.=run boot_default
  384. +bootmenu_1=Boot system via TFTP.=run boot_tftp ; run bootmenu_confirm_return
  385. +bootmenu_2=Boot production system from NAND.=run boot_production ; run bootmenu_confirm_return
  386. +bootmenu_3=Boot recovery system from NAND.=run boot_recovery ; run bootmenu_confirm_return
  387. +bootmenu_4=Load production system via TFTP then write to NAND.=setenv noboot 1 ; setenv replacevol 1 ; run boot_tftp_production ; setenv noboot ; setenv replacevol ; run bootmenu_confirm_return
  388. +bootmenu_5=Load recovery system via TFTP then write to NAND.=setenv noboot 1 ; setenv replacevol 1 ; run boot_tftp_recovery ; setenv noboot ; setenv replacevol ; run bootmenu_confirm_return
  389. +bootmenu_6=Load BL31+U-Boot FIP via TFTP then write to NAND.=run boot_tftp_write_fip ; run bootmenu_confirm_return
  390. +bootmenu_7=Load BL2 preloader via TFTP then write to NAND.=run boot_tftp_write_bl2 ; run bootmenu_confirm_return
  391. +bootmenu_8=Reboot.=reset
  392. +bootmenu_9=Reset all settings to factory defaults.=run reset_factory ; reset
  393. +boot_first=if button reset ; then led $bootled_rec on ; run boot_tftp_recovery ; setenv flag_recover 1 ; run boot_default ; fi ; bootmenu
  394. +boot_default=if env exists flag_recover ; then else run bootcmd ; fi ; run boot_recovery ; setenv replacevol 1 ; run boot_tftp_forever
  395. +boot_production=led $bootled_pwr on ; run ubi_read_production && bootm $loadaddr#$bootconf ; led $bootled_pwr off
  396. +boot_recovery=led $bootled_rec on ; run ubi_read_recovery && bootm $loadaddr#$bootconf ; led $bootled_rec off
  397. +boot_ubi=run boot_production ; run boot_recovery ; run boot_tftp_forever
  398. +boot_tftp_forever=led $bootled_rec on ; while true ; do run boot_tftp_recovery ; sleep 1 ; done
  399. +boot_tftp_production=tftpboot $loadaddr $bootfile_upg && env exists replacevol && iminfo $loadaddr && run ubi_write_production ; if env exists noboot ; then else bootm $loadaddr#$bootconf ; fi
  400. +boot_tftp_recovery=tftpboot $loadaddr $bootfile && env exists replacevol && iminfo $loadaddr && run ubi_write_recovery ; if env exists noboot ; then else bootm $loadaddr#$bootconf ; fi
  401. +boot_tftp=tftpboot $loadaddr $bootfile && bootm $loadaddr#$bootconf
  402. +boot_tftp_write_fip=tftpboot $loadaddr $bootfile_fip && run mtd_write_fip && run reset_factory
  403. +boot_tftp_write_bl2=tftpboot $loadaddr $bootfile_bl2 && run mtd_write_bl2
  404. +part_default=production
  405. +part_recovery=recovery
  406. +reset_factory=ubi part ubi ; mw $loadaddr 0x0 0x800 ; ubi write $loadaddr ubootenv 0x800 ; ubi write $loadaddr ubootenv2 0x800
  407. +mtd_write_fip=mtd erase fip && mtd write fip $loadaddr
  408. +mtd_write_bl2=mtd erase bl2 && mtd write bl2 $loadaddr
  409. +ubi_create_env=ubi check ubootenv || ubi create ubootenv 0x100000 dynamic 0 || run ubi_format ; ubi check ubootenv2 || ubi create ubootenv2 0x100000 dynamic 1 || run ubi_format
  410. +ubi_format=ubi detach ; mtd erase ubi && ubi part ubi ; reset
  411. +ubi_prepare_rootfs=if ubi check rootfs_data ; then else if env exists rootfs_data_max ; then ubi create rootfs_data $rootfs_data_max dynamic || ubi create rootfs_data - dynamic ; else ubi create rootfs_data - dynamic ; fi ; fi
  412. +ubi_read_production=ubi read $loadaddr fit && iminfo $loadaddr && run ubi_prepare_rootfs
  413. +ubi_read_recovery=ubi check recovery && ubi read $loadaddr recovery
  414. +ubi_remove_rootfs=ubi check rootfs_data && ubi remove rootfs_data
  415. +ubi_write_production=ubi check fit && ubi remove fit ; run ubi_remove_rootfs ; ubi create fit $filesize dynamic 2 && ubi write $loadaddr fit $filesize
  416. +ubi_write_recovery=ubi check recovery && ubi remove recovery ; run ubi_remove_rootfs ; ubi create recovery $filesize dynamic 3 && ubi write $loadaddr recovery $filesize
  417. +_init_env=setenv _init_env ; run ubi_create_env ; saveenv ; saveenv
  418. +_firstboot=setenv _firstboot ; run _switch_to_menu ; run _init_env ; run boot_first
  419. +_switch_to_menu=setenv _switch_to_menu ; setenv bootdelay 3 ; setenv bootmenu_delay 3 ; setenv bootmenu_0 $bootmenu_0d ; setenv bootmenu_0d ; run _bootmenu_update_title
  420. +_bootmenu_update_title=setenv _bootmenu_update_title ; setenv bootmenu_title "$bootmenu_title $ver"