2
0

0024-ARM64-dts-mt8173-Add-thermal-auxadc-device-nodes.patch 1.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344
  1. From 720e25e5c821336f7fa0c5fb564475c791c00340 Mon Sep 17 00:00:00 2001
  2. From: Sascha Hauer <[email protected]>
  3. Date: Wed, 13 May 2015 10:52:43 +0200
  4. Subject: [PATCH 24/76] ARM64: dts: mt8173: Add thermal/auxadc device nodes
  5. Signed-off-by: Sascha Hauer <[email protected]>
  6. ---
  7. arch/arm64/boot/dts/mediatek/mt8173.dtsi | 18 ++++++++++++++++++
  8. 1 file changed, 18 insertions(+)
  9. --- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
  10. +++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
  11. @@ -147,6 +147,11 @@
  12. (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
  13. };
  14. + auxadc: auxadc@11001000 {
  15. + compatible = "mediatek,mt8173-auxadc";
  16. + reg = <0 0x11001000 0 0x1000>;
  17. + };
  18. +
  19. uart0: serial@11002000 {
  20. compatible = "mediatek,mt8173-uart",
  21. "mediatek,mt6577-uart";
  22. @@ -182,6 +187,19 @@
  23. clocks = <&uart_clk>;
  24. status = "disabled";
  25. };
  26. +
  27. + thermal: thermal@1100b000 {
  28. + #thermal-sensor-cells = <1>;
  29. + compatible = "mediatek,mt8173-thermal";
  30. + reg = <0 0x1100b000 0 0x1000>;
  31. + interrupts = <0 70 IRQ_TYPE_LEVEL_LOW>;
  32. + clocks = <&pericfg CLK_PERI_THERM>, <&pericfg CLK_PERI_AUXADC>;
  33. + clock-names = "therm", "auxadc";
  34. + resets = <&pericfg MT8173_PERI_THERM_SW_RST>;
  35. + reset-names = "therm";
  36. + auxadc = <&auxadc>;
  37. + apmixedsys = <&apmixedsys>;
  38. + };
  39. };
  40. };