ipq8070-cax1800.dts 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. /* Copyright (c) 2021, Dirk Buchwalder <[email protected]> */
  3. /dts-v1/;
  4. #include "ipq8074-512m.dtsi"
  5. #include "ipq8074-ac-cpu.dtsi"
  6. #include "ipq8074-ess.dtsi"
  7. #include <dt-bindings/gpio/gpio.h>
  8. #include <dt-bindings/input/input.h>
  9. / {
  10. model = "Edimax CAX1800";
  11. compatible = "edimax,cax1800", "qcom,ipq8074";
  12. aliases {
  13. serial0 = &blsp1_uart5;
  14. led-boot = &led_system_red;
  15. led-failsafe = &led_system_red;
  16. led-running = &led_system_green;
  17. led-upgrade = &led_system_red;
  18. /* Aliases as required by u-boot to patch MAC addresses */
  19. ethernet0 = &dp5;
  20. label-mac-device = &dp5;
  21. };
  22. chosen {
  23. stdout-path = "serial0:115200n8";
  24. bootargs-append = " root=/dev/ubiblock0_1";
  25. };
  26. keys {
  27. compatible = "gpio-keys";
  28. reset {
  29. label = "reset";
  30. gpios = <&tlmm 32 GPIO_ACTIVE_LOW>;
  31. linux,code = <KEY_RESTART>;
  32. };
  33. };
  34. leds {
  35. compatible = "gpio-leds";
  36. led_system_red: system-red {
  37. label = "red:system";
  38. gpios = <&tlmm 25 GPIO_ACTIVE_HIGH>;
  39. };
  40. led_system_green: system-green {
  41. label = "green:system";
  42. gpios = <&tlmm 26 GPIO_ACTIVE_HIGH>;
  43. };
  44. led_system_blue: system-blue {
  45. label = "blue:system";
  46. gpios = <&tlmm 27 GPIO_ACTIVE_HIGH>;
  47. };
  48. };
  49. };
  50. &tlmm {
  51. mdio_pins: mdio-pins {
  52. mdc {
  53. pins = "gpio68";
  54. function = "mdc";
  55. drive-strength = <8>;
  56. bias-pull-up;
  57. };
  58. mdio {
  59. pins = "gpio69";
  60. function = "mdio";
  61. drive-strength = <8>;
  62. bias-pull-up;
  63. };
  64. };
  65. };
  66. &blsp1_uart5 {
  67. status = "okay";
  68. };
  69. &prng {
  70. status = "okay";
  71. };
  72. &cryptobam {
  73. status = "okay";
  74. };
  75. &crypto {
  76. status = "okay";
  77. };
  78. &qpic_bam {
  79. status = "okay";
  80. };
  81. &qpic_nand {
  82. status = "okay";
  83. nand@0 {
  84. reg = <0>;
  85. nand-ecc-strength = <4>;
  86. nand-ecc-step-size = <512>;
  87. nand-bus-width = <8>;
  88. partitions {
  89. compatible = "fixed-partitions";
  90. #address-cells = <1>;
  91. #size-cells = <1>;
  92. partition@0 {
  93. label = "rootfs";
  94. reg = <0x0000000 0x3400000>;
  95. };
  96. };
  97. };
  98. };
  99. &blsp1_spi1 {
  100. pinctrl-0 = <&spi_0_pins>;
  101. pinctrl-names = "default";
  102. cs-select = <0>;
  103. status = "ok";
  104. m25p80@0 {
  105. #address-cells = <1>;
  106. #size-cells = <1>;
  107. reg = <0>;
  108. compatible = "jedec,spi-nor";
  109. spi-max-frequency = <50000000>;
  110. use-default-sizes;
  111. partitions {
  112. compatible = "fixed-partitions";
  113. #address-cells = <1>;
  114. #size-cells = <1>;
  115. partition@0 {
  116. label = "0:sbl1";
  117. reg = <0x0 0x50000>;
  118. read-only;
  119. };
  120. partition@50000 {
  121. label = "0:mibib";
  122. reg = <0x50000 0x10000>;
  123. read-only;
  124. };
  125. partition@60000 {
  126. label = "0:bootconfig";
  127. reg = <0x60000 0x20000>;
  128. read-only;
  129. };
  130. partition@80000 {
  131. label = "0:bootconfig1";
  132. reg = <0x80000 0x20000>;
  133. read-only;
  134. };
  135. partition@a0000 {
  136. label = "0:qsee";
  137. reg = <0xa0000 0x180000>;
  138. read-only;
  139. };
  140. partition@220000 {
  141. label = "0:qsee_1";
  142. reg = <0x220000 0x180000>;
  143. read-only;
  144. };
  145. partition@3a0000 {
  146. label = "0:devcfg";
  147. reg = <0x3a0000 0x10000>;
  148. read-only;
  149. };
  150. partition@3b0000 {
  151. label = "0:devcfg_1";
  152. reg = <0x3b0000 0x10000>;
  153. read-only;
  154. };
  155. partition@3c0000 {
  156. label = "0:apdp";
  157. reg = <0x3c0000 0x10000>;
  158. read-only;
  159. };
  160. partition@3d0000 {
  161. label = "0:apdp_1";
  162. reg = <0x3d0000 0x10000>;
  163. read-only;
  164. };
  165. partition@3e0000 {
  166. label = "0:rpm";
  167. reg = <0x3e0000 0x40000>;
  168. read-only;
  169. };
  170. partition@420000 {
  171. label = "0:rpm_1";
  172. reg = <0x420000 0x40000>;
  173. read-only;
  174. };
  175. partition@460000 {
  176. label = "0:cdt";
  177. reg = <0x460000 0x10000>;
  178. read-only;
  179. };
  180. partition@470000 {
  181. label = "0:cdt_1";
  182. reg = <0x470000 0x10000>;
  183. read-only;
  184. };
  185. partition@480000 {
  186. label = "0:appsblenv";
  187. reg = <0x480000 0x10000>;
  188. };
  189. partition@490000 {
  190. label = "0:appsbl";
  191. reg = <0x490000 0xa0000>;
  192. read-only;
  193. };
  194. partition@530000 {
  195. label = "0:appsbl_1";
  196. reg = <0x530000 0xa0000>;
  197. read-only;
  198. };
  199. partition@5d0000 {
  200. label = "0:art";
  201. reg = <0x5d0000 0x40000>;
  202. read-only;
  203. };
  204. partition@610000 {
  205. label = "0:ethphyfw";
  206. reg = <0x610000 0x80000>;
  207. read-only;
  208. };
  209. };
  210. };
  211. };
  212. &mdio {
  213. status = "okay";
  214. pinctrl-0 = <&mdio_pins>;
  215. pinctrl-names = "default";
  216. reset-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
  217. qca8075: ethernet-phy@4 {
  218. compatible = "ethernet-phy-ieee802.3-c22";
  219. reg = <4>;
  220. };
  221. };
  222. &switch {
  223. status = "okay";
  224. switch_lan_bmp = <(ESS_PORT1 | ESS_PORT2 | ESS_PORT3 | ESS_PORT4)>; /* lan port bitmap */
  225. switch_wan_bmp = <ESS_PORT5>; /* wan port bitmap */
  226. switch_mac_mode = <MAC_MODE_PSGMII>; /* mac mode for uniphy instance0*/
  227. bm_tick_mode = <0>; /* bm tick mode */
  228. tm_tick_mode = <0>; /* tm tick mode */
  229. qcom,port_phyinfo {
  230. port@0 {
  231. port_id = <1>;
  232. phy_address = <0>;
  233. };
  234. port@1 {
  235. port_id = <2>;
  236. phy_address = <1>;
  237. };
  238. port@2 {
  239. port_id = <3>;
  240. phy_address = <2>;
  241. };
  242. port@3 {
  243. port_id = <4>;
  244. phy_address = <3>;
  245. };
  246. port@4 {
  247. port_id = <5>;
  248. phy_address = <4>;
  249. };
  250. };
  251. };
  252. &edma {
  253. status = "okay";
  254. };
  255. &dp5 {
  256. status = "okay";
  257. phy-handle = <&qca8075>;
  258. label = "lan";
  259. };
  260. &wifi {
  261. status = "okay";
  262. qcom,ath11k-calibration-variant = "Edimax-CAX1800";
  263. qcom,ath11k-fw-memory-mode = <1>;
  264. };