bcm6338.dtsi 1.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "brcm,bcm6338";
  5. aliases {
  6. pflash = &pflash;
  7. gpio0 = &gpio0;
  8. serial0 = &uart0;
  9. spi0 = &lsspi;
  10. };
  11. cpus {
  12. #address-cells = <1>;
  13. #size-cells = <0>;
  14. cpu@0 {
  15. compatible = "brcm,bmips3300", "mips,mips4Kc";
  16. device_type = "cpu";
  17. reg = <0>;
  18. };
  19. };
  20. cpu_intc: interrupt-controller {
  21. #address-cells = <0>;
  22. compatible = "mti,cpu-interrupt-controller";
  23. interrupt-controller;
  24. #interrupt-cells = <1>;
  25. };
  26. memory { device_type = "memory"; reg = <0 0>; };
  27. pflash: nor@1fc00000 {
  28. compatible = "cfi-flash";
  29. reg = <0x1fc00000 0x400000>;
  30. bank-width = <2>;
  31. #address-cells = <1>;
  32. #size-cells = <1>;
  33. status = "disabled";
  34. };
  35. ubus@fff00000 {
  36. #address-cells = <1>;
  37. #size-cells = <1>;
  38. ranges;
  39. compatible = "simple-bus";
  40. interrupt-parent = <&periph_intc>;
  41. periph_intc: interrupt-controller@fffe000c {
  42. compatible = "brcm,bcm6345-l1-intc";
  43. reg = <0xfffe000c 0x8>;
  44. interrupt-controller;
  45. #interrupt-cells = <1>;
  46. interrupt-parent = <&cpu_intc>;
  47. interrupts = <2>;
  48. };
  49. ext_intc: interrupt-controller@fffe0014 {
  50. compatible = "brcm,bcm6345-ext-intc";
  51. reg = <0xfffe0014 0x4>;
  52. interrupt-controller;
  53. #interrupt-cells = <2>;
  54. interrupt-parent = <&cpu_intc>;
  55. interrupts = <3>, <4>, <5>, <6>;
  56. };
  57. gpio0: gpio-controller@fffe0404 {
  58. compatible = "brcm,bcm6345-gpio";
  59. reg = <0xfffe0404 4>, <0xfffe040c 4>;
  60. gpio-controller;
  61. #gpio-cells = <2>;
  62. ngpios = <8>;
  63. };
  64. uart0: serial@fffe0300 {
  65. compatible = "brcm,bcm6345-uart";
  66. reg = <0xfffe0300 0x18>;
  67. interrupt-parent = <&periph_intc>;
  68. interrupts = <2>;
  69. /* clocks = <&periph_clk>; */
  70. /* clock-names = "refclk"; */
  71. status = "disabled";
  72. };
  73. lsspi: spi@fffe0c00 {
  74. #address-cells = <1>;
  75. #size-cells = <0>;
  76. compatible = "brcm,bcm6348-spi";
  77. reg = <0xfffe0c00 0x40>;
  78. interrupts = <1>;
  79. /* clocks = <&clkctl 9>; */
  80. };
  81. };
  82. };