bcm6368.dtsi 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "brcm,bcm6368";
  5. aliases {
  6. pflash = &pflash;
  7. pinctrl = &pinctrl;
  8. serial0 = &uart0;
  9. serial1 = &uart1;
  10. spi0 = &lsspi;
  11. };
  12. cpus {
  13. #address-cells = <1>;
  14. #size-cells = <0>;
  15. cpu@0 {
  16. compatible = "brcm,bmips4350", "mips,mips4Kc";
  17. device_type = "cpu";
  18. reg = <0>;
  19. };
  20. cpu@1 {
  21. compatible = "brcm,bmips4350", "mips,mips4Kc";
  22. device_type = "cpu";
  23. reg = <1>;
  24. };
  25. };
  26. cpu_intc: interrupt-controller {
  27. #address-cells = <0>;
  28. compatible = "mti,cpu-interrupt-controller";
  29. interrupt-controller;
  30. #interrupt-cells = <1>;
  31. };
  32. memory { device_type = "memory"; reg = <0 0>; };
  33. ubus@10000000 {
  34. #address-cells = <1>;
  35. #size-cells = <1>;
  36. ranges;
  37. compatible = "simple-bus";
  38. interrupt-parent = <&periph_intc>;
  39. ext_intc0: interrupt-controller@10000018 {
  40. compatible = "brcm,bcm6345-ext-intc";
  41. reg = <0x10000018 0x4>;
  42. interrupt-controller;
  43. #interrupt-cells = <2>;
  44. interrupts = <20>, <21>, <22>, <23>;
  45. };
  46. ext_intc1: interrupt-controller@1000001c {
  47. compatible = "brcm,bcm6345-ext-intc";
  48. reg = <0x1000001c 0x4>;
  49. interrupt-controller;
  50. #interrupt-cells = <2>;
  51. interrupts = <24>, <25>;
  52. };
  53. periph_intc: interrupt-controller@10000020 {
  54. compatible = "brcm,bcm6345-l1-intc";
  55. reg = <0x10000020 0x10>,
  56. <0x10000030 0x10>;
  57. interrupt-controller;
  58. #interrupt-cells = <1>;
  59. interrupt-parent = <&cpu_intc>;
  60. interrupts = <2>, <3>;
  61. };
  62. pinctrl: pin-controller@10000080 {
  63. compatible = "brcm,bcm6368-pinctrl";
  64. reg = <0x10000080 0x8>,
  65. <0x10000088 0x8>,
  66. <0x10000098 0x4>;
  67. reg-names = "dirout", "dat", "mode";
  68. brcm,gpiobasemode = <&gpiobasemode>;
  69. gpio-controller;
  70. #gpio-cells = <2>;
  71. interrupts-extended = <&ext_intc1 0 0>,
  72. <&ext_intc1 1 0>,
  73. <&ext_intc0 0 0>,
  74. <&ext_intc0 1 0>,
  75. <&ext_intc0 2 0>,
  76. <&ext_intc0 3 0>;
  77. interrupt-names = "gpio32", "gpio33", "gpio34", "gpio35",
  78. "gpio36", "gpio37";
  79. pinctrl_analog_afe_0: analog_afe_0 {
  80. function = "analog_afe_0";
  81. pins = "gpio0";
  82. };
  83. pinctrl_analog_afe_1: analog_afe_1 {
  84. function = "analog_afe_1";
  85. pins = "gpio1";
  86. };
  87. pinctrl_sys_irq: sys_irq {
  88. function = "sys_irq";
  89. pins = "gpio2";
  90. };
  91. pinctrl_serial_led: serial_led {
  92. pinctrl_serial_led_data: serial_led_data {
  93. function = "serial_led_data";
  94. pins = "gpio3";
  95. };
  96. pinctrl_serial_led_clk: serial_led_clk {
  97. function = "serial_led_clk";
  98. pins = "gpio4";
  99. };
  100. };
  101. pinctrl_inet_led: inet_led {
  102. function = "inet_led";
  103. pins = "gpio5";
  104. };
  105. pinctrl_ephy0_led: ephy0_led {
  106. function = "ephy0_led";
  107. pins = "gpio6";
  108. };
  109. pinctrl_ephy1_led: ephy1_led {
  110. function = "ephy1_led";
  111. pins = "gpio7";
  112. };
  113. pinctrl_ephy2_led: ephy2_led {
  114. function = "ephy2_led";
  115. pins = "gpio8";
  116. };
  117. pinctrl_ephy3_led: ephy3_led {
  118. function = "ephy3_led";
  119. pins = "gpio9";
  120. };
  121. pinctrl_robosw_led_data: robosw_led_data {
  122. function = "robosw_led_data";
  123. pins = "gpio10";
  124. };
  125. pinctrl_robosw_led_clk: robosw_led_clk {
  126. function = "robosw_led_clk";
  127. pins = "gpio11";
  128. };
  129. pinctrl_robosw_led0: robosw_led0 {
  130. function = "robosw_led0";
  131. pins = "gpio12";
  132. };
  133. pinctrl_robosw_led1: robosw_led1 {
  134. function = "robosw_led1";
  135. pins = "gpio13";
  136. };
  137. pinctrl_usb_device_led: usb_device_led {
  138. function = "usb_device_led";
  139. pins = "gpio14";
  140. };
  141. pinctrl_pci: pci {
  142. pinctrl_pci_req1: pci_req1 {
  143. function = "pci_req1";
  144. pins = "gpio16";
  145. };
  146. pinctrl_pci_gnt1: pci_gnt1 {
  147. function = "pci_gnt1";
  148. pins = "gpio17";
  149. };
  150. pinctrl_pci_intb: pci_intb {
  151. function = "pci_intb";
  152. pins = "gpio18";
  153. };
  154. pinctrl_pci_req0: pci_req0 {
  155. function = "pci_req0";
  156. pins = "gpio19";
  157. };
  158. pinctrl_pci_gnt0: pci_gnt0 {
  159. function = "pci_gnt0";
  160. pins = "gpio20";
  161. };
  162. };
  163. pinctrl_pcmcia: pcmcia {
  164. pinctrl_pcmcia_cd1: pcmcia_cd1 {
  165. function = "pcmcia_cd1";
  166. pins = "gpio22";
  167. };
  168. pinctrl_pcmcia_cd2: pcmcia_cd2 {
  169. function = "pcmcia_cd2";
  170. pins = "gpio23";
  171. };
  172. pinctrl_pcmcia_vs1: pcmcia_vs1 {
  173. function = "pcmcia_vs1";
  174. pins = "gpio24";
  175. };
  176. pinctrl_pcmcia_vs2: pcmcia_vs2 {
  177. function = "pcmcia_vs2";
  178. pins = "gpio25";
  179. };
  180. };
  181. pinctrl_ebi_cs2: ebi_cs2 {
  182. function = "ebi_cs2";
  183. pins = "gpio26";
  184. };
  185. pinctrl_ebi_cs3: ebi_cs3 {
  186. function = "ebi_cs2";
  187. pins = "gpio27";
  188. };
  189. pinctrl_spi_cs2: spi_cs2 {
  190. function = "spi_cs2";
  191. pins = "gpio28";
  192. };
  193. pinctrl_spi_cs3: spi_cs3 {
  194. function = "spi_cs3";
  195. pins = "gpio29";
  196. };
  197. pinctrl_spi_cs4: spi_cs4 {
  198. function = "spi_cs4";
  199. pins = "gpio30";
  200. };
  201. pinctrl_spi_cs5: spi_cs5 {
  202. function = "spi_cs5";
  203. pins = "gpio31";
  204. };
  205. pinctrl_uart1: uart1 {
  206. function = "uart1";
  207. group = "uart1_grp";
  208. };
  209. };
  210. gpiobasemode: gpiobasemode@100000b8 {
  211. compatible = "brcm,bcm6368-gpiobasemode", "syscon";
  212. reg = <0x100000b8 0x4>;
  213. };
  214. leds: led-controller@100000d0 {
  215. #address-cells = <1>;
  216. #size-cells = <0>;
  217. compatible = "brcm,bcm6358-leds";
  218. reg = <0x100000d0 0x8>;
  219. status = "disabled";
  220. };
  221. uart0: serial@10000100 {
  222. compatible = "brcm,bcm6345-uart";
  223. reg = <0x10000100 0x18>;
  224. interrupt-parent = <&periph_intc>;
  225. interrupts = <2>;
  226. /* clocks = <&periph_clk>; */
  227. /* clock-names = "refclk"; */
  228. status = "disabled";
  229. };
  230. uart1: serial@10000120 {
  231. compatible = "brcm,bcm6345-uart";
  232. reg = <0x10000120 0x18>;
  233. interrupt-parent = <&periph_intc>;
  234. interrupts = <3>;
  235. /* clocks = <&periph_clk>; */
  236. /* clock-names = "refclk"; */
  237. status = "disabled";
  238. };
  239. lsspi: spi@10000800 {
  240. #address-cells = <1>;
  241. #size-cells = <0>;
  242. compatible = "brcm,bcm6358-spi";
  243. reg = <0x10000800 0x70c>;
  244. interrupts = <1>;
  245. /* clocks = <&clkctl 9>; */
  246. };
  247. };
  248. pflash: nor@18000000 {
  249. compatible = "cfi-flash";
  250. reg = <0x18000000 0x2000000>;
  251. bank-width = <2>;
  252. #address-cells = <1>;
  253. #size-cells = <1>;
  254. status = "disabled";
  255. };
  256. };