950-0005-drm-vc4-hdmi-Raise-the-maximum-clock-rate.patch 1.2 KB

12345678910111213141516171819202122232425262728293031
  1. From f818ed9b9033ef7fbe45a7f5e2fc8c0d0cfe8c1d Mon Sep 17 00:00:00 2001
  2. From: Maxime Ripard <[email protected]>
  3. Date: Mon, 25 Oct 2021 17:29:01 +0200
  4. Subject: [PATCH] drm/vc4: hdmi: Raise the maximum clock rate
  5. Now that we have the infrastructure in place, we can raise the maximum
  6. pixel rate we can reach for HDMI0 on the BCM2711.
  7. HDMI1 is left untouched since its pixelvalve has a smaller FIFO and
  8. would need a clock faster than what we can provide to support the same
  9. modes.
  10. Acked-by: Thomas Zimmermann <[email protected]>
  11. Reviewed-by: Dave Stevenson <[email protected]>
  12. Signed-off-by: Maxime Ripard <[email protected]>
  13. Link: https://lore.kernel.org/r/[email protected]
  14. ---
  15. drivers/gpu/drm/vc4/vc4_hdmi.c | 2 +-
  16. 1 file changed, 1 insertion(+), 1 deletion(-)
  17. --- a/drivers/gpu/drm/vc4/vc4_hdmi.c
  18. +++ b/drivers/gpu/drm/vc4/vc4_hdmi.c
  19. @@ -2387,7 +2387,7 @@ static const struct vc4_hdmi_variant bcm
  20. .encoder_type = VC4_ENCODER_TYPE_HDMI0,
  21. .debugfs_name = "hdmi0_regs",
  22. .card_name = "vc4-hdmi-0",
  23. - .max_pixel_clock = HDMI_14_MAX_TMDS_CLK,
  24. + .max_pixel_clock = 600000000,
  25. .registers = vc5_hdmi_hdmi0_fields,
  26. .num_registers = ARRAY_SIZE(vc5_hdmi_hdmi0_fields),
  27. .phy_lane_mapping = {