qcom-ipq8065-ac400i.dts 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "qcom-ipq8065-smb208.dtsi"
  3. #include <dt-bindings/input/input.h>
  4. / {
  5. model = "Nokia AC400i";
  6. compatible = "nokia,ac400i", "qcom,ipq8065", "qcom,ipq8064";
  7. aliases {
  8. mdio-gpio0 = &mdio0;
  9. ethernet0 = &gmac0;
  10. ethernet1 = &gmac1;
  11. led-boot = &pwr_red;
  12. led-failsafe = &pwr_red;
  13. led-running = &pwr_green;
  14. led-upgrade = &pwr_green;
  15. };
  16. chosen {
  17. bootargs-override = " console=ttyMSM0,115200n8 ubi.mtd=ubi root=/dev/ubiblock0_2";
  18. };
  19. keys {
  20. compatible = "gpio-keys";
  21. pinctrl-0 = <&button_pins>;
  22. pinctrl-names = "default";
  23. reset {
  24. label = "reset";
  25. gpios = <&qcom_pinmux 15 GPIO_ACTIVE_LOW>;
  26. linux,code = <KEY_RESTART>;
  27. };
  28. };
  29. leds {
  30. compatible = "gpio-leds";
  31. pinctrl-0 = <&led_pins>;
  32. pinctrl-names = "default";
  33. 5g_red {
  34. label = "red:5g";
  35. gpios = <&qcom_pinmux 65 GPIO_ACTIVE_HIGH>;
  36. };
  37. 5g_green {
  38. label = "green:5g";
  39. gpios = <&qcom_pinmux 64 GPIO_ACTIVE_HIGH>;
  40. };
  41. 2g_red {
  42. label = "red:2g";
  43. gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
  44. };
  45. 2g_green {
  46. label = "green:2g";
  47. gpios = <&qcom_pinmux 54 GPIO_ACTIVE_HIGH>;
  48. };
  49. eth1_red {
  50. label = "red:eth1";
  51. gpios = <&qcom_pinmux 68 GPIO_ACTIVE_HIGH>;
  52. };
  53. eth1_green {
  54. label = "green:eth1";
  55. gpios = <&qcom_pinmux 22 GPIO_ACTIVE_LOW>;
  56. };
  57. eth2_red {
  58. label = "red:eth2";
  59. gpios = <&qcom_pinmux 67 GPIO_ACTIVE_HIGH>;
  60. };
  61. eth2_green {
  62. label = "green:eth2";
  63. gpios = <&qcom_pinmux 23 GPIO_ACTIVE_LOW>;
  64. };
  65. ctrl_red {
  66. label = "red:ctrl";
  67. gpios = <&qcom_pinmux 55 GPIO_ACTIVE_HIGH>;
  68. };
  69. ctrl_green {
  70. label = "green:ctrl";
  71. gpios = <&qcom_pinmux 56 GPIO_ACTIVE_HIGH>;
  72. };
  73. pwr_red: pwr_red {
  74. label = "red:pwr";
  75. gpios = <&qcom_pinmux 2 GPIO_ACTIVE_LOW>;
  76. };
  77. pwr_green: pwr_green {
  78. label = "green:pwr";
  79. gpios = <&qcom_pinmux 26 GPIO_ACTIVE_HIGH>;
  80. };
  81. };
  82. };
  83. &qcom_pinmux {
  84. spi_pins: spi_pins {
  85. mux {
  86. pins = "gpio18", "gpio19";
  87. function = "gsbi5";
  88. drive-strength = <10>;
  89. bias-pull-down;
  90. };
  91. clk {
  92. pins = "gpio21";
  93. function = "gsbi5";
  94. drive-strength = <12>;
  95. bias-pull-down;
  96. };
  97. cs {
  98. pins = "gpio20";
  99. function = "gpio";
  100. drive-strength = <10>;
  101. bias-pull-up;
  102. };
  103. };
  104. led_pins: led_pins {
  105. mux {
  106. pins = "gpio65", "gpio64",
  107. "gpio53", "gpio54",
  108. "gpio68", "gpio22",
  109. "gpio67", "gpio23",
  110. "gpio55", "gpio56",
  111. "gpio2", "gpio26";
  112. function = "gpio";
  113. drive-strength = <2>;
  114. bias-pull-up;
  115. };
  116. };
  117. button_pins: button_pins {
  118. mux {
  119. pins = "gpio15";
  120. function = "gpio";
  121. drive-strength = <2>;
  122. bias-pull-up;
  123. };
  124. };
  125. };
  126. &gsbi5 {
  127. qcom,mode = <GSBI_PROT_SPI>;
  128. status = "okay";
  129. spi4: spi@1a280000 {
  130. status = "okay";
  131. spi-max-frequency = <50000000>;
  132. pinctrl-0 = <&spi_pins>;
  133. pinctrl-names = "default";
  134. cs-gpios = <&qcom_pinmux 20 GPIO_ACTIVE_HIGH>;
  135. m25p80@0 {
  136. compatible = "jedec,spi-nor";
  137. #address-cells = <1>;
  138. #size-cells = <1>;
  139. spi-max-frequency = <50000000>;
  140. reg = <0>;
  141. partitions {
  142. compatible = "qcom,smem-part";
  143. };
  144. };
  145. };
  146. };
  147. &usb3_0 {
  148. status = "okay";
  149. };
  150. &usb3_1 {
  151. status = "okay";
  152. };
  153. &pcie0 {
  154. status = "okay";
  155. /delete-property/ pinctrl-0;
  156. /delete-property/ pinctrl-names;
  157. /delete-property/ perst-gpios;
  158. bridge@0,0 {
  159. reg = <0x00000000 0 0 0 0>;
  160. #address-cells = <3>;
  161. #size-cells = <2>;
  162. ranges;
  163. wifi@1,0 {
  164. compatible = "qcom,ath10k";
  165. status = "okay";
  166. reg = <0x00010000 0 0 0 0>;
  167. qcom,ath10k-calibration-variant = "Nokia-AC400i";
  168. };
  169. };
  170. };
  171. &pcie1 {
  172. status = "okay";
  173. /delete-property/ pinctrl-0;
  174. /delete-property/ pinctrl-names;
  175. /delete-property/ perst-gpios;
  176. bridge@0,0 {
  177. reg = <0x00000000 0 0 0 0>;
  178. #address-cells = <3>;
  179. #size-cells = <2>;
  180. ranges;
  181. wifi@1,0 {
  182. compatible = "qcom,ath10k";
  183. status = "okay";
  184. reg = <0x00010000 0 0 0 0>;
  185. qcom,ath10k-calibration-variant = "Nokia-AC400i";
  186. };
  187. };
  188. };
  189. &mdio0 {
  190. status = "okay";
  191. pinctrl-0 = <&mdio0_pins>;
  192. pinctrl-names = "default";
  193. phy0: ethernet-phy@0 {
  194. reg = <0>;
  195. };
  196. phy1: ethernet-phy@1 {
  197. reg = <1>;
  198. };
  199. };
  200. //POE
  201. &gmac0 {
  202. status = "okay";
  203. qcom,id = <0>;
  204. pinctrl-0 = <&rgmii2_pins>;
  205. pinctrl-names = "default";
  206. mdiobus = <&mdio0>;
  207. phy-handle = <&phy0>;
  208. phy-mode = "rgmii";
  209. fixed-link {
  210. speed = <1000>;
  211. full-duplex;
  212. };
  213. };
  214. //LAN1
  215. &gmac1 {
  216. status = "okay";
  217. qcom,id = <1>;
  218. mdiobus = <&mdio0>;
  219. phy-handle = <&phy1>;
  220. phy-mode = "rgmii";
  221. fixed-link {
  222. speed = <1000>;
  223. full-duplex;
  224. };
  225. };
  226. &nand {
  227. status = "okay";
  228. pinctrl-0 = <&nand_pins>;
  229. pinctrl-names = "default";
  230. nand@0 {
  231. reg = <0>;
  232. compatible = "qcom,nandcs";
  233. nand-ecc-strength = <4>;
  234. nand-bus-width = <8>;
  235. nand-ecc-step-size = <512>;
  236. partitions {
  237. compatible = "fixed-partitions";
  238. #address-cells = <1>;
  239. #size-cells = <1>;
  240. rootfs@0 {
  241. label = "rootfs";
  242. reg = <0x0000000 0x4000000>;
  243. };
  244. rootfs_1@4000000 {
  245. label = "rootfs_1";
  246. reg = <0x4000000 0x4000000>;
  247. };
  248. cfg@8000000 {
  249. label = "cfg";
  250. reg = <0x8000000 0x8000000>;
  251. };
  252. };
  253. };
  254. };
  255. &adm_dma {
  256. status = "okay";
  257. };