324-mt7621-perfctr-fix.patch 355 B

123456789101112131415
  1. --- a/arch/mips/ralink/irq-gic.c
  2. +++ b/arch/mips/ralink/irq-gic.c
  3. @@ -13,6 +13,12 @@
  4. int get_c0_perfcount_int(void)
  5. {
  6. + /*
  7. + * Performance counter events are routed through GIC.
  8. + * Prevent them from firing on CPU IRQ7 as well
  9. + */
  10. + clear_c0_status(IE_SW0 << 7);
  11. +
  12. return gic_get_c0_perfcount_int();
  13. }
  14. EXPORT_SYMBOL_GPL(get_c0_perfcount_int);