qcom-ipq4018-ap120c-ac.dts 5.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "qcom-ipq4019.dtsi"
  3. #include <dt-bindings/gpio/gpio.h>
  4. #include <dt-bindings/input/input.h>
  5. #include <dt-bindings/soc/qcom,tcsr.h>
  6. / {
  7. model = "ALFA Network AP120C-AC";
  8. compatible = "alfa-network,ap120c-ac", "qcom,ipq4019";
  9. aliases {
  10. led-boot = &status;
  11. led-failsafe = &status;
  12. led-running = &status;
  13. led-upgrade = &status;
  14. };
  15. keys {
  16. compatible = "gpio-keys";
  17. reset {
  18. label = "reset";
  19. gpios = <&tlmm 63 GPIO_ACTIVE_LOW>;
  20. linux,code = <KEY_RESTART>;
  21. };
  22. };
  23. leds {
  24. compatible = "gpio-leds";
  25. status: status {
  26. label = "ap120c-ac:blue:status";
  27. gpios = <&tlmm 5 GPIO_ACTIVE_LOW>;
  28. default-state = "keep";
  29. };
  30. wan {
  31. label = "ap120c-ac:amber:wan";
  32. gpios = <&qca8075 19 GPIO_ACTIVE_HIGH>;
  33. };
  34. wlan2g {
  35. label = "ap120c-ac:green:wlan2g";
  36. gpios = <&tlmm 3 GPIO_ACTIVE_HIGH>;
  37. linux,default-trigger = "phy0tpt";
  38. };
  39. wlan5g {
  40. label = "ap120c-ac:red:wlan5g";
  41. gpios = <&tlmm 2 GPIO_ACTIVE_HIGH>;
  42. linux,default-trigger = "phy1tpt";
  43. };
  44. };
  45. soc {
  46. mdio@90000 {
  47. status = "okay";
  48. pinctrl-0 = <&mdio_pins>;
  49. pinctrl-names = "default";
  50. };
  51. ess-psgmii@98000 {
  52. status = "okay";
  53. };
  54. counter@4a1000 {
  55. compatible = "qcom,qca-gcnt";
  56. reg = <0x4a1000 0x4>;
  57. };
  58. tcsr@1949000 {
  59. compatible = "qcom,tcsr";
  60. reg = <0x1949000 0x100>;
  61. qcom,wifi_glb_cfg = <TCSR_WIFI_GLB_CFG>;
  62. };
  63. tcsr@194b000 {
  64. compatible = "qcom,tcsr";
  65. reg = <0x194b000 0x100>;
  66. qcom,usb-hsphy-mode-select = <TCSR_USB_HSPHY_HOST_MODE>;
  67. };
  68. ess_tcsr@1953000 {
  69. compatible = "qcom,tcsr";
  70. reg = <0x1953000 0x1000>;
  71. qcom,ess-interface-select = <TCSR_ESS_PSGMII>;
  72. };
  73. tcsr@1957000 {
  74. compatible = "qcom,tcsr";
  75. reg = <0x1957000 0x100>;
  76. qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
  77. };
  78. usb2@60f8800 {
  79. status = "okay";
  80. };
  81. usb3@8af8800 {
  82. status = "okay";
  83. dwc3@8a00000 {
  84. phys = <&usb3_hs_phy>;
  85. phy-names = "usb2-phy";
  86. };
  87. };
  88. crypto@8e3a000 {
  89. status = "okay";
  90. };
  91. watchdog@b017000 {
  92. status = "okay";
  93. };
  94. qca8075: ess-switch@c000000 {
  95. status = "okay";
  96. switch_lan_bmp = <0x10>;
  97. switch_wan_bmp = <0x20>;
  98. #gpio-cells = <2>;
  99. gpio-controller;
  100. };
  101. edma@c080000 {
  102. status = "okay";
  103. };
  104. };
  105. };
  106. &blsp_dma {
  107. status = "okay";
  108. };
  109. &blsp1_i2c3 {
  110. status = "okay";
  111. pinctrl-0 = <&i2c0_pins>;
  112. pinctrl-names = "default";
  113. tpm@29 {
  114. compatible = "atmel,at97sc3204t";
  115. reg = <0x29>;
  116. };
  117. };
  118. &blsp1_spi1 {
  119. status = "okay";
  120. pinctrl-0 = <&spi0_pins>;
  121. pinctrl-names = "default";
  122. cs-gpios = <&tlmm 54 GPIO_ACTIVE_HIGH>,
  123. <&tlmm 4 GPIO_ACTIVE_HIGH>;
  124. flash@0 {
  125. compatible = "jedec,spi-nor";
  126. reg = <0>;
  127. spi-max-frequency = <24000000>;
  128. partitions {
  129. compatible = "fixed-partitions";
  130. #address-cells = <1>;
  131. #size-cells = <1>;
  132. partition@0 {
  133. label = "SBL1";
  134. reg = <0x00000000 0x00040000>;
  135. read-only;
  136. };
  137. partition@40000 {
  138. label = "MIBIB";
  139. reg = <0x00040000 0x00020000>;
  140. read-only;
  141. };
  142. partition@60000 {
  143. label = "QSEE";
  144. reg = <0x00060000 0x00060000>;
  145. read-only;
  146. };
  147. partition@c0000 {
  148. label = "CDT";
  149. reg = <0x000c0000 0x00010000>;
  150. read-only;
  151. };
  152. partition@d0000 {
  153. label = "DDRPARAMS";
  154. reg = <0x000d0000 0x00010000>;
  155. read-only;
  156. };
  157. partition@e0000 {
  158. label = "APPSBLENV";
  159. reg = <0x000e0000 0x00010000>;
  160. };
  161. partition@f0000 {
  162. label = "APPSBL";
  163. reg = <0x000f0000 0x00080000>;
  164. read-only;
  165. };
  166. partition@170000 {
  167. label = "ART";
  168. reg = <0x00170000 0x00010000>;
  169. read-only;
  170. };
  171. partition@180000 {
  172. label = "priv_data1";
  173. reg = <0x00180000 0x00010000>;
  174. read-only;
  175. };
  176. partition@190000 {
  177. label = "priv_data2";
  178. reg = <0x00190000 0x00010000>;
  179. read-only;
  180. };
  181. };
  182. };
  183. nand@1 {
  184. compatible = "spinand,mt29f";
  185. reg = <1>;
  186. spi-max-frequency = <24000000>;
  187. partitions {
  188. compatible = "fixed-partitions";
  189. #address-cells = <1>;
  190. #size-cells = <1>;
  191. partition@0 {
  192. label = "rootfs1";
  193. reg = <0x00000000 0x04000000>;
  194. };
  195. partition@4000000 {
  196. label = "rootfs2";
  197. reg = <0x04000000 0x04000000>;
  198. };
  199. };
  200. };
  201. };
  202. &blsp1_uart1 {
  203. status = "okay";
  204. pinctrl-0 = <&serial0_pins>;
  205. pinctrl-names = "default";
  206. };
  207. &cryptobam {
  208. status = "okay";
  209. };
  210. &gmac0 {
  211. qcom,forced_duplex = <1>;
  212. qcom,forced_speed = <1000>;
  213. qcom,phy_mdio_addr = <3>;
  214. qcom,poll_required = <1>;
  215. vlan_tag = <1 0x10>;
  216. };
  217. &gmac1 {
  218. qcom,forced_duplex = <1>;
  219. qcom,forced_speed = <1000>;
  220. qcom,phy_mdio_addr = <4>;
  221. qcom,poll_required = <1>;
  222. vlan_tag = <2 0x20>;
  223. };
  224. &tlmm {
  225. i2c0_pins: i2c0_pinmux {
  226. mux_i2c {
  227. function = "blsp_i2c0";
  228. pins = "gpio58", "gpio59";
  229. drive-strength = <16>;
  230. bias-disable;
  231. };
  232. };
  233. mdio_pins: mdio_pinmux {
  234. mux_mdio {
  235. pins = "gpio53";
  236. function = "mdio";
  237. bias-pull-up;
  238. };
  239. mux_mdc {
  240. pins = "gpio52";
  241. function = "mdc";
  242. bias-pull-up;
  243. };
  244. };
  245. serial0_pins: serial0_pinmux {
  246. mux_uart {
  247. pins = "gpio60", "gpio61";
  248. function = "blsp_uart0";
  249. bias-disable;
  250. };
  251. };
  252. spi0_pins: spi0_pinmux {
  253. mux_spi {
  254. function = "blsp_spi0";
  255. pins = "gpio55", "gpio56", "gpio57";
  256. drive-strength = <12>;
  257. bias-disable;
  258. };
  259. mux_cs {
  260. function = "gpio";
  261. pins = "gpio54", "gpio4";
  262. drive-strength = <2>;
  263. bias-disable;
  264. output-high;
  265. };
  266. };
  267. };
  268. &usb2_hs_phy {
  269. status = "okay";
  270. };
  271. &usb3_hs_phy {
  272. status = "okay";
  273. };
  274. &wifi0 {
  275. status = "okay";
  276. };
  277. &wifi1 {
  278. status = "okay";
  279. qcom,ath10k-calibration-variant = "ALFA-Network-AP120C-AC";
  280. };