armada-385-fortinet-fg-50e.dts 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. #include "armada-385-fortinet-fg-x0e.dtsi"
  3. / {
  4. model = "Fortinet FortiGate 50E";
  5. compatible = "fortinet,fg-50e", "marvell,armada385", "marvell,armada380";
  6. memory@0 {
  7. device_type = "memory";
  8. reg = <0x00000000 0x80000000>; /* 2GB */
  9. };
  10. };
  11. &gpio_leds {
  12. led-14 {
  13. gpios = <&gpio2 0 GPIO_ACTIVE_HIGH>;
  14. color = <LED_COLOR_ID_GREEN>;
  15. function = LED_FUNCTION_SPEED_WAN;
  16. function-enumerator = <1>;
  17. linux,default-trigger = "f1072004.mdio-mii:00:1Gbps";
  18. };
  19. led-15 {
  20. gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
  21. color = <LED_COLOR_ID_GREEN>;
  22. function = LED_FUNCTION_SPEED_WAN;
  23. function-enumerator = <2>;
  24. linux,default-trigger = "f1072004.mdio-mii:01:1Gbps";
  25. };
  26. led-16 {
  27. gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
  28. color = <LED_COLOR_ID_AMBER>;
  29. function = LED_FUNCTION_SPEED_LAN;
  30. function-enumerator = <5>;
  31. linux,default-trigger = "mv88e6xxx-1:00:100Mbps";
  32. };
  33. led-17 {
  34. gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
  35. color = <LED_COLOR_ID_GREEN>;
  36. function = LED_FUNCTION_SPEED_LAN;
  37. function-enumerator = <5>;
  38. linux,default-trigger = "mv88e6xxx-1:00:1Gbps";
  39. };
  40. };
  41. &pinctrl {
  42. pmx_phy_switch_pins: phy-switch-pins {
  43. marvell,pins = "mpp19", "mpp20", "mpp23", "mpp34", "mpp41";
  44. marvell,function = "gpio";
  45. };
  46. };
  47. &eth1 {
  48. status = "okay";
  49. phy-handle = <&ethphy0>;
  50. phy-connection-type = "sgmii";
  51. buffer-manager = <&bm>;
  52. bm,pool-long = <2>;
  53. nvmem-cells = <&macaddr_bdinfo_d880 1>;
  54. nvmem-cell-names = "mac-address";
  55. };
  56. &eth2 {
  57. status = "okay";
  58. phy-handle = <&ethphy1>;
  59. phy-connection-type = "sgmii";
  60. buffer-manager = <&bm>;
  61. bm,pool-long = <3>;
  62. nvmem-cells = <&macaddr_bdinfo_d880 2>;
  63. nvmem-cell-names = "mac-address";
  64. };
  65. &mdio {
  66. pinctrl-names = "default";
  67. pinctrl-0 = <&mdio_pins>, <&pmx_phy_switch_pins>;
  68. /* Marvell 88E1512 */
  69. ethphy0: ethernet-phy@0 {
  70. compatible = "ethernet-phy-id0141,0dd1",
  71. "ethernet-phy-ieee802.3-c22";
  72. reg = <0>;
  73. interrupt-parent = <&gpio0>;
  74. interrupts = <20 IRQ_TYPE_LEVEL_LOW>;
  75. reset-gpios = <&gpio0 23 GPIO_ACTIVE_LOW>;
  76. reset-assert-us = <10000>;
  77. reset-deassert-us = <10000>;
  78. /*
  79. * LINK/ACT (Green): LED[0], Active Low
  80. * SPEED 100M (Amber): LED[1], Active High
  81. */
  82. marvell,reg-init = <3 16 0 0x71>,
  83. <3 17 0 0x4>;
  84. };
  85. /* Marvell 88E1512 */
  86. ethphy1: ethernet-phy@1 {
  87. compatible = "ethernet-phy-id0141,0dd1",
  88. "ethernet-phy-ieee802.3-c22";
  89. reg = <1>;
  90. interrupt-parent = <&gpio1>;
  91. interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
  92. reset-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
  93. reset-assert-us = <10000>;
  94. reset-deassert-us = <10000>;
  95. /*
  96. * LINK/ACT (Green): LED[0], Active Low
  97. * SPEED 100M (Amber): LED[1], Active High
  98. */
  99. marvell,reg-init = <3 16 0 0x71>,
  100. <3 17 0 0x4>;
  101. };
  102. /* Marvell 88E6176 */
  103. switch@2 {
  104. compatible = "marvell,mv88e6085";
  105. reg = <0x2>;
  106. reset-gpios = <&gpio0 19 GPIO_ACTIVE_LOW>;
  107. ports {
  108. #address-cells = <1>;
  109. #size-cells = <0>;
  110. port@0 {
  111. reg = <0>;
  112. label = "lan5";
  113. nvmem-cells = <&macaddr_bdinfo_d880 7>;
  114. nvmem-cell-names = "mac-address";
  115. };
  116. port@1 {
  117. reg = <1>;
  118. label = "lan4";
  119. nvmem-cells = <&macaddr_bdinfo_d880 6>;
  120. nvmem-cell-names = "mac-address";
  121. };
  122. port@2 {
  123. reg = <2>;
  124. label = "lan3";
  125. nvmem-cells = <&macaddr_bdinfo_d880 5>;
  126. nvmem-cell-names = "mac-address";
  127. };
  128. port@3 {
  129. reg = <3>;
  130. label = "lan2";
  131. nvmem-cells = <&macaddr_bdinfo_d880 4>;
  132. nvmem-cell-names = "mac-address";
  133. };
  134. port@4 {
  135. reg = <4>;
  136. label = "lan1";
  137. nvmem-cells = <&macaddr_bdinfo_d880 3>;
  138. nvmem-cell-names = "mac-address";
  139. };
  140. port@6 {
  141. reg = <6>;
  142. ethernet = <&eth0>;
  143. phy-connection-type = "rgmii-id";
  144. fixed-link {
  145. speed = <1000>;
  146. full-duplex;
  147. };
  148. };
  149. };
  150. };
  151. };