rt3050.dtsi 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "ralink,rt3050-soc", "ralink,rt3052-soc", "ralink,rt3350-soc";
  5. cpus {
  6. cpu@0 {
  7. compatible = "mips,mips24KEc";
  8. };
  9. };
  10. chosen {
  11. bootargs = "console=ttyS0,57600";
  12. };
  13. cpuintc: cpuintc@0 {
  14. #address-cells = <0>;
  15. #interrupt-cells = <1>;
  16. interrupt-controller;
  17. compatible = "mti,cpu-interrupt-controller";
  18. };
  19. palmbus@10000000 {
  20. compatible = "palmbus";
  21. reg = <0x10000000 0x200000>;
  22. ranges = <0x0 0x10000000 0x1FFFFF>;
  23. #address-cells = <1>;
  24. #size-cells = <1>;
  25. sysc@0 {
  26. compatible = "ralink,rt3052-sysc", "ralink,rt3050-sysc";
  27. reg = <0x0 0x100>;
  28. };
  29. timer@100 {
  30. compatible = "ralink,rt3052-timer", "ralink,rt2880-timer";
  31. reg = <0x100 0x20>;
  32. interrupt-parent = <&intc>;
  33. interrupts = <1>;
  34. };
  35. watchdog@120 {
  36. compatible = "ralink,rt3052-wdt", "ralink,rt2880-wdt";
  37. reg = <0x120 0x10>;
  38. resets = <&rstctrl 8>;
  39. reset-names = "wdt";
  40. interrupt-parent = <&intc>;
  41. interrupts = <1>;
  42. };
  43. intc: intc@200 {
  44. compatible = "ralink,rt3052-intc", "ralink,rt2880-intc";
  45. reg = <0x200 0x100>;
  46. resets = <&rstctrl 19>;
  47. reset-names = "intc";
  48. interrupt-controller;
  49. #interrupt-cells = <1>;
  50. interrupt-parent = <&cpuintc>;
  51. interrupts = <2>;
  52. };
  53. memc@300 {
  54. compatible = "ralink,rt3052-memc", "ralink,rt3050-memc";
  55. reg = <0x300 0x100>;
  56. resets = <&rstctrl 20>;
  57. reset-names = "mc";
  58. interrupt-parent = <&intc>;
  59. interrupts = <3>;
  60. };
  61. uart@500 {
  62. compatible = "ralink,rt5350-uart", "ralink,rt2880-uart", "ns16550a";
  63. reg = <0x500 0x100>;
  64. resets = <&rstctrl 12>;
  65. reset-names = "uart";
  66. interrupt-parent = <&intc>;
  67. interrupts = <5>;
  68. reg-shift = <2>;
  69. status = "disabled";
  70. };
  71. gpio0: gpio@600 {
  72. compatible = "ralink,rt3052-gpio", "ralink,rt2880-gpio";
  73. reg = <0x600 0x34>;
  74. gpio-controller;
  75. #gpio-cells = <2>;
  76. ralink,gpio-base = <0>;
  77. ralink,num-gpios = <24>;
  78. ralink,register-map = [ 00 04 08 0c
  79. 20 24 28 2c
  80. 30 34 ];
  81. resets = <&rstctrl 13>;
  82. reset-names = "pio";
  83. interrupt-parent = <&intc>;
  84. interrupts = <6>;
  85. status = "disabled";
  86. };
  87. gpio1: gpio@638 {
  88. compatible = "ralink,rt3052-gpio", "ralink,rt2880-gpio";
  89. reg = <0x638 0x24>;
  90. gpio-controller;
  91. #gpio-cells = <2>;
  92. ralink,gpio-base = <24>;
  93. ralink,num-gpios = <16>;
  94. ralink,register-map = [ 00 04 08 0c
  95. 10 14 18 1c
  96. 20 24 ];
  97. status = "disabled";
  98. };
  99. gpio2: gpio@660 {
  100. compatible = "ralink,rt3052-gpio", "ralink,rt2880-gpio";
  101. reg = <0x660 0x24>;
  102. gpio-controller;
  103. #gpio-cells = <2>;
  104. ralink,gpio-base = <40>;
  105. ralink,num-gpios = <12>;
  106. ralink,register-map = [ 00 04 08 0c
  107. 10 14 18 1c
  108. 20 24 ];
  109. status = "disabled";
  110. };
  111. spi@b00 {
  112. compatible = "ralink,rt3050-spi", "ralink,rt2880-spi";
  113. reg = <0xb00 0x100>;
  114. resets = <&rstctrl 18>;
  115. reset-names = "spi";
  116. #address-cells = <1>;
  117. #size-cells = <0>;
  118. status = "disabled";
  119. };
  120. uartlite@c00 {
  121. compatible = "ralink,rt3052-uart", "ralink,rt2880-uart", "ns16550a";
  122. reg = <0xc00 0x100>;
  123. resets = <&rstctrl 19>;
  124. reset-names = "uartl";
  125. interrupt-parent = <&intc>;
  126. interrupts = <12>;
  127. reg-shift = <2>;
  128. };
  129. };
  130. rstctrl: rstctrl {
  131. compatible = "ralink,rt3050-reset", "ralink,rt2880-reset";
  132. #reset-cells = <1>;
  133. };
  134. ethernet@10100000 {
  135. compatible = "ralink,rt3050-eth";
  136. reg = <0x10100000 10000>;
  137. interrupt-parent = <&cpuintc>;
  138. interrupts = <5>;
  139. status = "disabled";
  140. };
  141. esw@10110000 {
  142. compatible = "ralink,rt3050-esw";
  143. reg = <0x10110000 8000>;
  144. interrupt-parent = <&intc>;
  145. interrupts = <17>;
  146. status = "disabled";
  147. };
  148. wmac@10180000 {
  149. compatible = "ralink,rt3050-wmac", "ralink,rt2880-wmac";
  150. reg = <0x10180000 40000>;
  151. interrupt-parent = <&cpuintc>;
  152. interrupts = <6>;
  153. ralink,eeprom = "soc_wmac.eeprom";
  154. status = "disabled";
  155. };
  156. otg@101c0000 {
  157. compatible = "ralink,rt3050-otg";
  158. reg = <0x101c0000 40000>;
  159. interrupt-parent = <&intc>;
  160. interrupts = <18>;
  161. status = "disabled";
  162. };
  163. };