rt5350.dtsi 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262
  1. / {
  2. #address-cells = <1>;
  3. #size-cells = <1>;
  4. compatible = "ralink,rt5350-soc";
  5. cpus {
  6. cpu@0 {
  7. compatible = "mips,mips24KEc";
  8. };
  9. };
  10. chosen {
  11. bootargs = "console=ttyS0,57600";
  12. };
  13. cpuintc: cpuintc@0 {
  14. #address-cells = <0>;
  15. #interrupt-cells = <1>;
  16. interrupt-controller;
  17. compatible = "mti,cpu-interrupt-controller";
  18. };
  19. palmbus@10000000 {
  20. compatible = "palmbus";
  21. reg = <0x10000000 0x200000>;
  22. ranges = <0x0 0x10000000 0x1FFFFF>;
  23. #address-cells = <1>;
  24. #size-cells = <1>;
  25. sysc@0 {
  26. compatible = "ralink,rt5350-sysc", "ralink,rt3050-sysc";
  27. reg = <0x0 0x100>;
  28. };
  29. timer@100 {
  30. compatible = "ralink,rt5350-timer", "ralink,rt2880-timer";
  31. reg = <0x100 0x20>;
  32. interrupt-parent = <&intc>;
  33. interrupts = <1>;
  34. };
  35. watchdog@120 {
  36. compatible = "ralink,rt5350-wdt", "ralink,rt2880-wdt";
  37. reg = <0x120 0x10>;
  38. resets = <&rstctrl 8>;
  39. reset-names = "wdt";
  40. interrupt-parent = <&intc>;
  41. interrupts = <1>;
  42. };
  43. intc: intc@200 {
  44. compatible = "ralink,rt5350-intc", "ralink,rt2880-intc";
  45. reg = <0x200 0x100>;
  46. resets = <&rstctrl 19>;
  47. reset-names = "intc";
  48. interrupt-controller;
  49. #interrupt-cells = <1>;
  50. interrupt-parent = <&cpuintc>;
  51. interrupts = <2>;
  52. };
  53. memc@300 {
  54. compatible = "ralink,rt5350-memc", "ralink,rt3050-memc";
  55. reg = <0x300 0x100>;
  56. resets = <&rstctrl 20>;
  57. reset-names = "mc";
  58. interrupt-parent = <&intc>;
  59. interrupts = <3>;
  60. };
  61. uart@500 {
  62. compatible = "ralink,rt5350-uart", "ralink,rt2880-uart", "ns16550a";
  63. reg = <0x500 0x100>;
  64. resets = <&rstctrl 12>;
  65. reset-names = "uart";
  66. interrupt-parent = <&intc>;
  67. interrupts = <5>;
  68. reg-shift = <2>;
  69. status = "disabled";
  70. };
  71. gpio0: gpio@600 {
  72. compatible = "ralink,rt5350-gpio", "ralink,rt2880-gpio";
  73. reg = <0x600 0x34>;
  74. resets = <&rstctrl 13>;
  75. reset-names = "pio";
  76. interrupt-parent = <&intc>;
  77. interrupts = <6>;
  78. gpio-controller;
  79. #gpio-cells = <2>;
  80. ralink,gpio-base = <0>;
  81. ralink,num-gpios = <24>;
  82. ralink,register-map = [ 00 04 08 0c
  83. 20 24 28 2c
  84. 30 34 ];
  85. status = "disabled";
  86. };
  87. gpio1: gpio@638 {
  88. compatible = "ralink,rt5350-gpio", "ralink,rt2880-gpio";
  89. reg = <0x638 0x24>;
  90. interrupt-parent = <&intc>;
  91. interrupts = <6>;
  92. gpio-controller;
  93. #gpio-cells = <2>;
  94. ralink,gpio-base = <24>;
  95. ralink,num-gpios = <16>;
  96. ralink,register-map = [ 00 04 08 0c
  97. 10 14 18 1c
  98. 20 24 ];
  99. status = "disabled";
  100. };
  101. gpio2: gpio@660 {
  102. compatible = "ralink,rt5350-gpio", "ralink,rt2880-gpio";
  103. reg = <0x660 0x24>;
  104. interrupt-parent = <&intc>;
  105. interrupts = <6>;
  106. gpio-controller;
  107. #gpio-cells = <2>;
  108. ralink,gpio-base = <40>;
  109. ralink,num-gpios = <12>;
  110. ralink,register-map = [ 00 04 08 0c
  111. 10 14 18 1c
  112. 20 24 ];
  113. status = "disabled";
  114. };
  115. i2c@900 {
  116. compatible = "link,rt5350-i2c", "ralink,rt2880-i2c";
  117. reg = <0x900 0x100>;
  118. resets = <&rstctrl 16>;
  119. reset-names = "i2c";
  120. #address-cells = <1>;
  121. #size-cells = <0>;
  122. status = "disabled";
  123. };
  124. spi@b00 {
  125. compatible = "ralink,rt5350-spi", "ralink,rt2880-spi";
  126. reg = <0xb00 0x100>;
  127. resets = <&rstctrl 18>;
  128. reset-names = "spi";
  129. #address-cells = <1>;
  130. #size-cells = <1>;
  131. status = "disabled";
  132. };
  133. uartlite@c00 {
  134. compatible = "ralink,rt5350-uart", "ralink,rt2880-uart", "ns16550a";
  135. reg = <0xc00 0x100>;
  136. resets = <&rstctrl 19>;
  137. reset-names = "uartl";
  138. interrupt-parent = <&intc>;
  139. interrupts = <12>;
  140. reg-shift = <2>;
  141. };
  142. systick@d00 {
  143. compatible = "ralink,rt5350-systick", "ralink,cevt-systick";
  144. reg = <0xd00 0x10>;
  145. interrupt-parent = <&cpuintc>;
  146. interrupts = <7>;
  147. };
  148. };
  149. rstctrl: rstctrl {
  150. compatible = "ralink,rt5350-reset", "ralink,rt2880-reset";
  151. #reset-cells = <1>;
  152. };
  153. ubsphy {
  154. compatible = "ralink,rt3xxx-usbphy";
  155. resets = <&rstctrl 22 &rstctrl 25>;
  156. reset-names = "host", "device";
  157. };
  158. ethernet@10100000 {
  159. compatible = "ralink,rt5350-eth";
  160. reg = <0x10100000 10000>;
  161. interrupt-parent = <&cpuintc>;
  162. interrupts = <5>;
  163. status = "disabled";
  164. };
  165. esw@10110000 {
  166. compatible = "ralink,rt3050-esw";
  167. reg = <0x10110000 8000>;
  168. interrupt-parent = <&intc>;
  169. interrupts = <17>;
  170. status = "disabled";
  171. };
  172. wmac@10180000 {
  173. compatible = "ralink,rt5350-wmac", "ralink,rt2880-wmac";
  174. reg = <0x10180000 40000>;
  175. interrupt-parent = <&cpuintc>;
  176. interrupts = <6>;
  177. ralink,eeprom = "soc_wmac.eeprom";
  178. status = "disabled";
  179. };
  180. ehci@101c0000 {
  181. compatible = "ralink,rt3xxx-ehci", "ehci-platform";
  182. reg = <0x101c0000 0x1000>;
  183. interrupt-parent = <&intc>;
  184. interrupts = <18>;
  185. };
  186. ohci@101c1000 {
  187. compatible = "ralink,rt3xxx-ohci", "ohci-platform";
  188. reg = <0x101c1000 0x1000>;
  189. interrupt-parent = <&intc>;
  190. interrupts = <18>;
  191. };
  192. };