qcom-ipq8064-ea8500.dts 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413
  1. #include "qcom-ipq8064-v2.0.dtsi"
  2. #include <dt-bindings/input/input.h>
  3. / {
  4. model = "Linksys EA8500 WiFi Router";
  5. compatible = "linksys,ea8500", "qcom,ipq8064";
  6. memory@0 {
  7. reg = <0x42000000 0x1e000000>;
  8. device_type = "memory";
  9. };
  10. reserved-memory {
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. ranges;
  14. rsvd@41200000 {
  15. reg = <0x41200000 0x300000>;
  16. no-map;
  17. };
  18. };
  19. aliases {
  20. serial0 = &gsbi4_serial;
  21. mdio-gpio0 = &mdio0;
  22. led-boot = &power;
  23. led-failsafe = &power;
  24. led-running = &power;
  25. led-upgrade = &power;
  26. };
  27. chosen {
  28. bootargs = "console=ttyMSM0,115200n8";
  29. linux,stdout-path = "serial0:115200n8";
  30. append-rootblock = "ubi.mtd="; /* append to bootargs adding the root deviceblock nbr from bootloader */
  31. };
  32. soc {
  33. pinmux@800000 {
  34. pinctrl-0 = <&switch_reset>;
  35. pinctrl-names = "default";
  36. button_pins: button_pins {
  37. mux {
  38. pins = "gpio65", "gpio67", "gpio68";
  39. function = "gpio";
  40. drive-strength = <2>;
  41. bias-pull-up;
  42. };
  43. };
  44. i2c4_pins: i2c4_pinmux {
  45. mux {
  46. pins = "gpio12", "gpio13";
  47. function = "gsbi4";
  48. drive-strength = <12>;
  49. bias-disable;
  50. };
  51. };
  52. led_pins: led_pins {
  53. mux {
  54. pins = "gpio6", "gpio53", "gpio54";
  55. function = "gpio";
  56. drive-strength = <2>;
  57. bias-pull-up;
  58. };
  59. };
  60. switch_reset: switch_reset_pins {
  61. mux {
  62. pins = "gpio63";
  63. function = "gpio";
  64. drive-strength = <2>;
  65. bias-disable;
  66. output-low;
  67. };
  68. };
  69. mdio0_pins: mdio0_pins {
  70. mux {
  71. pins = "gpio0", "gpio1";
  72. function = "gpio";
  73. drive-strength = <8>;
  74. bias-disable;
  75. };
  76. };
  77. nand_pins: nand_pins {
  78. mux {
  79. pins = "gpio34", "gpio35", "gpio36",
  80. "gpio37", "gpio38", "gpio39",
  81. "gpio40", "gpio41", "gpio42",
  82. "gpio43", "gpio44", "gpio45",
  83. "gpio46", "gpio47";
  84. function = "nand";
  85. drive-strength = <10>;
  86. bias-disable;
  87. };
  88. pullups {
  89. pins = "gpio39";
  90. bias-pull-up;
  91. };
  92. hold {
  93. pins = "gpio40", "gpio41", "gpio42",
  94. "gpio43", "gpio44", "gpio45",
  95. "gpio46", "gpio47";
  96. bias-bus-hold;
  97. };
  98. };
  99. rgmii2_pins: rgmii2_pins {
  100. mux {
  101. pins = "gpio27", "gpio28", "gpio29", "gpio30", "gpio31", "gpio32",
  102. "gpio51", "gpio52", "gpio59", "gpio60", "gpio61", "gpio62" ;
  103. function = "rgmii2";
  104. drive-strength = <8>;
  105. bias-disable;
  106. };
  107. };
  108. };
  109. gsbi@16300000 {
  110. qcom,mode = <GSBI_PROT_I2C_UART>;
  111. status = "ok";
  112. serial@16340000 {
  113. status = "ok";
  114. };
  115. /*
  116. * The i2c device on gsbi4 should not be enabled.
  117. * On ipq806x designs gsbi4 i2c is meant for exclusive
  118. * RPM usage. Turning this on in kernel manifests as
  119. * i2c failure for the RPM.
  120. */
  121. };
  122. sata-phy@1b400000 {
  123. status = "ok";
  124. };
  125. sata@29000000 {
  126. status = "ok";
  127. };
  128. phy@100f8800 { /* USB3 port 1 HS phy */
  129. status = "ok";
  130. };
  131. phy@100f8830 { /* USB3 port 1 SS phy */
  132. status = "ok";
  133. };
  134. phy@110f8800 { /* USB3 port 0 HS phy */
  135. status = "ok";
  136. };
  137. phy@110f8830 { /* USB3 port 0 SS phy */
  138. status = "ok";
  139. };
  140. usb30@0 {
  141. status = "ok";
  142. };
  143. usb30@1 {
  144. status = "ok";
  145. };
  146. pcie0: pci@1b500000 {
  147. status = "ok";
  148. force_gen1 = <1>;
  149. };
  150. pcie1: pci@1b700000 {
  151. status = "ok";
  152. };
  153. nand@1ac00000 {
  154. status = "ok";
  155. pinctrl-0 = <&nand_pins>;
  156. pinctrl-names = "default";
  157. cs0 {
  158. reg = <0>;
  159. compatible = "qcom,nandcs";
  160. nand-ecc-strength = <4>;
  161. nand-bus-width = <8>;
  162. nand-ecc-step-size = <512>;
  163. partitions {
  164. compatible = "fixed-partitions";
  165. #address-cells = <1>;
  166. #size-cells = <1>;
  167. SBL1@0 {
  168. label = "SBL1";
  169. reg = <0x0000000 0x0040000>;
  170. read-only;
  171. };
  172. MIBIB@40000 {
  173. label = "MIBIB";
  174. reg = <0x0040000 0x0140000>;
  175. read-only;
  176. };
  177. SBL2@180000 {
  178. label = "SBL2";
  179. reg = <0x0180000 0x0140000>;
  180. read-only;
  181. };
  182. SBL3@2c0000 {
  183. label = "SBL3";
  184. reg = <0x02c0000 0x0280000>;
  185. read-only;
  186. };
  187. DDRCONFIG@540000 {
  188. label = "DDRCONFIG";
  189. reg = <0x0540000 0x0120000>;
  190. read-only;
  191. };
  192. SSD@660000 {
  193. label = "SSD";
  194. reg = <0x0660000 0x0120000>;
  195. read-only;
  196. };
  197. TZ@780000 {
  198. label = "TZ";
  199. reg = <0x0780000 0x0280000>;
  200. read-only;
  201. };
  202. RPM@a00000 {
  203. label = "RPM";
  204. reg = <0x0a00000 0x0280000>;
  205. read-only;
  206. };
  207. art: art@c80000 {
  208. label = "art";
  209. reg = <0x0c80000 0x0140000>;
  210. read-only;
  211. };
  212. APPSBL@dc0000 {
  213. label = "APPSBL";
  214. reg = <0x0dc0000 0x0100000>;
  215. read-only;
  216. };
  217. u_env@ec0000 {
  218. label = "u_env";
  219. reg = <0x0ec0000 0x0040000>;
  220. };
  221. s_env@f00000 {
  222. label = "s_env";
  223. reg = <0x0f00000 0x0040000>;
  224. };
  225. devinfo@f40000 {
  226. label = "devinfo";
  227. reg = <0x0f40000 0x0040000>;
  228. };
  229. linux@f80000 {
  230. label = "kernel1";
  231. reg = <0x0f80000 0x2800000>; /* 3 MB spill to rootfs*/
  232. };
  233. rootfs@1280000 {
  234. label = "rootfs1";
  235. reg = <0x1280000 0x2500000>;
  236. };
  237. linux2@3780000 {
  238. label = "kernel2";
  239. reg = <0x3780000 0x2800000>;
  240. };
  241. rootfs2@3a80000 {
  242. label = "rootfs2";
  243. reg = <0x3a80000 0x2500000>;
  244. };
  245. syscfg@5f80000 {
  246. label = "syscfg";
  247. reg = <0x5f80000 0x2080000>;
  248. };
  249. };
  250. };
  251. };
  252. mdio0: mdio {
  253. compatible = "virtual,mdio-gpio";
  254. #address-cells = <1>;
  255. #size-cells = <0>;
  256. gpios = <&qcom_pinmux 1 GPIO_ACTIVE_HIGH &qcom_pinmux 0 GPIO_ACTIVE_HIGH>;
  257. pinctrl-0 = <&mdio0_pins>;
  258. pinctrl-names = "default";
  259. phy0: ethernet-phy@0 {
  260. reg = <0>;
  261. qca,ar8327-initvals = <
  262. 0x00004 0x7600000 /* PAD0_MODE */
  263. 0x00008 0x1000000 /* PAD5_MODE */
  264. 0x0000c 0x80 /* PAD6_MODE */
  265. 0x000e4 0x6a545 /* MAC_POWER_SEL */
  266. 0x000e0 0xc74164de /* SGMII_CTRL */
  267. 0x0007c 0x4e /* PORT0_STATUS */
  268. 0x00094 0x4e /* PORT6_STATUS */
  269. >;
  270. };
  271. phy4: ethernet-phy@4 {
  272. reg = <4>;
  273. };
  274. };
  275. gmac1: ethernet@37200000 {
  276. status = "ok";
  277. phy-mode = "rgmii";
  278. qcom,id = <1>;
  279. qcom,phy_mdio_addr = <4>;
  280. qcom,poll_required = <1>;
  281. qcom,rgmii_delay = <0>;
  282. qcom,emulation = <0>;
  283. pinctrl-0 = <&rgmii2_pins>;
  284. pinctrl-names = "default";
  285. fixed-link {
  286. speed = <1000>;
  287. full-duplex;
  288. };
  289. };
  290. //lan
  291. gmac2: ethernet@37400000 {
  292. status = "ok";
  293. phy-mode = "sgmii";
  294. qcom,id = <2>;
  295. qcom,phy_mdio_addr = <0>; /* none */
  296. qcom,poll_required = <0>; /* no polling */
  297. qcom,rgmii_delay = <0>;
  298. qcom,emulation = <0>;
  299. fixed-link {
  300. speed = <1000>;
  301. full-duplex;
  302. };
  303. };
  304. adm_dma: dma@18300000 {
  305. status = "ok";
  306. };
  307. };
  308. gpio-keys {
  309. compatible = "gpio-keys";
  310. pinctrl-0 = <&button_pins>;
  311. pinctrl-names = "default";
  312. wifi {
  313. label = "wifi";
  314. gpios = <&qcom_pinmux 67 GPIO_ACTIVE_LOW>;
  315. linux,code = <KEY_RFKILL>;
  316. };
  317. reset {
  318. label = "reset";
  319. gpios = <&qcom_pinmux 68 GPIO_ACTIVE_LOW>;
  320. linux,code = <KEY_RESTART >;
  321. };
  322. wps {
  323. label = "wps";
  324. gpios = <&qcom_pinmux 65 GPIO_ACTIVE_LOW>;
  325. linux,code = <KEY_WPS_BUTTON>;
  326. };
  327. };
  328. gpio-leds {
  329. compatible = "gpio-leds";
  330. pinctrl-0 = <&led_pins>;
  331. pinctrl-names = "default";
  332. wps {
  333. label = "ea8500:green:wps";
  334. gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
  335. };
  336. power: power {
  337. label = "ea8500:white:power";
  338. gpios = <&qcom_pinmux 6 GPIO_ACTIVE_LOW>;
  339. default-state = "keep";
  340. };
  341. wifi {
  342. label = "ea8500:green:wifi";
  343. gpios = <&qcom_pinmux 54 GPIO_ACTIVE_HIGH>;
  344. };
  345. };
  346. };
  347. /delete-node/ &pcie2_pins;
  348. /delete-node/ &pcie2;