bcm6362-interrupt-controller.h 2.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. #ifndef __DT_BINDINGS_INTERRUPT_CONTROLLER_BCM6362_H
  3. #define __DT_BINDINGS_INTERRUPT_CONTROLLER_BCM6362_H
  4. #define BCM6362_IRQ_TIMER 0
  5. #define BCM6362_IRQ_RING_OSC 1
  6. #define BCM6362_IRQ_LSSPI 2
  7. #define BCM6362_IRQ_UART0 3
  8. #define BCM6362_IRQ_UART1 4
  9. #define BCM6362_IRQ_HSSPI 5
  10. #define BCM6362_IRQ_WLAN_GPIO 6
  11. #define BCM6362_IRQ_WLAN 7
  12. #define BCM6362_IRQ_IPSEC 8
  13. #define BCM6362_IRQ_OHCI 9
  14. #define BCM6362_IRQ_EHCI 10
  15. #define BCM6362_IRQ_USBS 11
  16. #define BCM6362_IRQ_NAND 12
  17. #define BCM6362_IRQ_PCM 13
  18. #define BCM6362_IRQ_EPHY 14
  19. #define BCM6362_IRQ_DF 15
  20. #define BCM6362_IRQ_EPHY_EN0 16
  21. #define BCM6362_IRQ_EPHY_EN1 17
  22. #define BCM6362_IRQ_EPHY_EN2 18
  23. #define BCM6362_IRQ_EPHY_EN3 19
  24. #define BCM6362_IRQ_USB_CTL_RX_DMA 20
  25. #define BCM6362_IRQ_USB_CTL_TX_DMA 21
  26. #define BCM6362_IRQ_USB_BULK_RX_DMA 22
  27. #define BCM6362_IRQ_USB_BULK_TX_DMA 23
  28. #define BCM6362_IRQ_USB_ISO_RX_DMA 24
  29. #define BCM6362_IRQ_USB_ISO_TX_DMA 25
  30. #define BCM6362_IRQ_IPSEC_DMA0 26
  31. #define BCM6362_IRQ_IPSEC_DMA1 27
  32. #define BCM6362_IRQ_XDSL 28
  33. #define BCM6362_IRQ_FAP 29
  34. #define BCM6362_IRQ_PCIE_RC 30
  35. #define BCM6362_IRQ_PCIE_EP 31
  36. #define BCM6362_IRQ_ENETSW_RX_DMA0 32
  37. #define BCM6362_IRQ_ENETSW_RX_DMA1 33
  38. #define BCM6362_IRQ_ENETSW_RX_DMA2 34
  39. #define BCM6362_IRQ_ENETSW_RX_DMA3 35
  40. #define BCM6362_IRQ_PCM_DMA0 36
  41. #define BCM6362_IRQ_PCM_DMA1 37
  42. #define BCM6362_IRQ_DECT0 38
  43. #define BCM6362_IRQ_DECT1 39
  44. #define BCM6362_IRQ_EXT0 40
  45. #define BCM6362_IRQ_EXT1 41
  46. #define BCM6362_IRQ_EXT2 42
  47. #define BCM6362_IRQ_EXT3 43
  48. #define BCM6362_IRQ_ATM_DMA0 44
  49. #define BCM6362_IRQ_ATM_DMA1 45
  50. #define BCM6362_IRQ_ATM_DMA2 46
  51. #define BCM6362_IRQ_ATM_DMA3 47
  52. #define BCM6362_IRQ_ATM_DMA4 48
  53. #define BCM6362_IRQ_ATM_DMA5 49
  54. #define BCM6362_IRQ_ATM_DMA6 50
  55. #define BCM6362_IRQ_ATM_DMA7 51
  56. #define BCM6362_IRQ_ATM_DMA8 52
  57. #define BCM6362_IRQ_ATM_DMA9 53
  58. #define BCM6362_IRQ_ATM_DMA10 54
  59. #define BCM6362_IRQ_ATM_DMA11 55
  60. #define BCM6362_IRQ_ATM_DMA12 56
  61. #define BCM6362_IRQ_ATM_DMA13 57
  62. #define BCM6362_IRQ_ATM_DMA14 58
  63. #define BCM6362_IRQ_ATM_DMA15 59
  64. #define BCM6362_IRQ_ATM_DMA16 60
  65. #define BCM6362_IRQ_ATM_DMA17 61
  66. #define BCM6362_IRQ_ATM_DMA18 62
  67. #define BCM6362_IRQ_ATM_DMA19 63
  68. #define BCM6362_EXTIRQ_0 0 /* GPIO 24 */
  69. #define BCM6362_EXTIRQ_1 1 /* GPIO 25 */
  70. #define BCM6362_EXTIRQ_2 2 /* GPIO 26 */
  71. #define BCM6362_EXTIRQ_3 3 /* GPIO 27 */
  72. #endif /* __DT_BINDINGS_INTERRUPT_CONTROLLER_BCM6362_H */