302-dts-0107-arm64-dts-ls1012ardb-Update-qspi-node-property.patch 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. From d870db86f12a69361472fc86bc516b89d9bf468c Mon Sep 17 00:00:00 2001
  2. From: Kuldeep Singh <[email protected]>
  3. Date: Wed, 8 Jan 2020 15:50:44 +0530
  4. Subject: [PATCH] arm64: dts: ls1012ardb: Update qspi node property
  5. Use generic node name and specific label name.
  6. Add m25p,fast-read.
  7. Use dt-bindings constants in interrupts instead of using numbers.
  8. Signed-off-by: Kuldeep Singh <[email protected]>
  9. ---
  10. arch/arm64/boot/dts/freescale/fsl-ls1012a-rdb.dts | 3 ++-
  11. arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi | 2 +-
  12. 2 files changed, 3 insertions(+), 2 deletions(-)
  13. --- a/arch/arm64/boot/dts/freescale/fsl-ls1012a-rdb.dts
  14. +++ b/arch/arm64/boot/dts/freescale/fsl-ls1012a-rdb.dts
  15. @@ -89,11 +89,12 @@
  16. &qspi {
  17. status = "okay";
  18. - qflash0: s25fs512s@0 {
  19. + s25fs512s0: flash@0 {
  20. compatible = "jedec,spi-nor";
  21. #address-cells = <1>;
  22. #size-cells = <1>;
  23. spi-max-frequency = <20000000>;
  24. + m25p,fast-read;
  25. reg = <0>;
  26. spi-rx-bus-width = <1>;
  27. spi-tx-bus-width = <1>;
  28. --- a/arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi
  29. +++ b/arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi
  30. @@ -392,7 +392,7 @@
  31. reg = <0x0 0x1550000 0x0 0x10000>,
  32. <0x0 0x40000000 0x0 0x10000000>;
  33. reg-names = "QuadSPI", "QuadSPI-memory";
  34. - interrupts = <0 99 IRQ_TYPE_LEVEL_HIGH>;
  35. + interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
  36. clock-names = "qspi_en", "qspi";
  37. clocks = <&clockgen 4 0>, <&clockgen 4 0>;
  38. status = "disabled";