2
0

0120-arm64-dts-qcom-Enable-Q6v5-WCSS-for-ipq8074-SoC.patch 2.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120
  1. From 7388400b8bd42f71d040dbf2fdbdcb834fcc0ede Mon Sep 17 00:00:00 2001
  2. From: Gokul Sriram Palanisamy <[email protected]>
  3. Date: Sat, 30 Jan 2021 10:50:13 +0530
  4. Subject: [PATCH] arm64: dts: qcom: Enable Q6v5 WCSS for ipq8074 SoC
  5. Enable remoteproc WCSS PIL driver with glink and ssr subdevices.
  6. Also enables smp2p and mailboxes required for IPC.
  7. Signed-off-by: Gokul Sriram Palanisamy <[email protected]>
  8. Signed-off-by: Sricharan R <[email protected]>
  9. Signed-off-by: Nikhil Prakash V <[email protected]>
  10. Signed-off-by: Robert Marko <[email protected]>
  11. ---
  12. arch/arm64/boot/dts/qcom/ipq8074.dtsi | 81 +++++++++++++++++++++++++++
  13. 1 file changed, 81 insertions(+)
  14. --- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
  15. +++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
  16. @@ -140,6 +140,32 @@
  17. };
  18. };
  19. + wcss: smp2p-wcss {
  20. + compatible = "qcom,smp2p";
  21. + qcom,smem = <435>, <428>;
  22. +
  23. + interrupt-parent = <&intc>;
  24. + interrupts = <0 322 1>;
  25. +
  26. + mboxes = <&apcs_glb 9>;
  27. +
  28. + qcom,local-pid = <0>;
  29. + qcom,remote-pid = <1>;
  30. +
  31. + wcss_smp2p_out: master-kernel {
  32. + qcom,entry-name = "master-kernel";
  33. + qcom,smp2p-feature-ssr-ack;
  34. + #qcom,smem-state-cells = <1>;
  35. + };
  36. +
  37. + wcss_smp2p_in: slave-kernel {
  38. + qcom,entry-name = "slave-kernel";
  39. +
  40. + interrupt-controller;
  41. + #interrupt-cells = <2>;
  42. + };
  43. + };
  44. +
  45. soc: soc {
  46. #address-cells = <0x1>;
  47. #size-cells = <0x1>;
  48. @@ -409,6 +435,11 @@
  49. #hwlock-cells = <1>;
  50. };
  51. + tcsr_q6: syscon@1945000 {
  52. + compatible = "syscon";
  53. + reg = <0x01945000 0xe000>;
  54. + };
  55. +
  56. spmi_bus: spmi@200f000 {
  57. compatible = "qcom,spmi-pmic-arb";
  58. reg = <0x0200f000 0x001000>,
  59. @@ -913,6 +944,56 @@
  60. "axi_s_sticky";
  61. status = "disabled";
  62. };
  63. +
  64. + q6v5_wcss: q6v5_wcss@cd00000 {
  65. + compatible = "qcom,ipq8074-wcss-pil";
  66. + reg = <0x0cd00000 0x4040>,
  67. + <0x004ab000 0x20>;
  68. + reg-names = "qdsp6",
  69. + "rmb";
  70. + qca,auto-restart;
  71. + qca,extended-intc;
  72. + interrupts-extended = <&intc 0 325 1>,
  73. + <&wcss_smp2p_in 0 0>,
  74. + <&wcss_smp2p_in 1 0>,
  75. + <&wcss_smp2p_in 2 0>,
  76. + <&wcss_smp2p_in 3 0>;
  77. + interrupt-names = "wdog",
  78. + "fatal",
  79. + "ready",
  80. + "handover",
  81. + "stop-ack";
  82. +
  83. + resets = <&gcc GCC_WCSSAON_RESET>,
  84. + <&gcc GCC_WCSS_BCR>,
  85. + <&gcc GCC_WCSS_Q6_BCR>;
  86. +
  87. + reset-names = "wcss_aon_reset",
  88. + "wcss_reset",
  89. + "wcss_q6_reset";
  90. +
  91. + clocks = <&gcc GCC_PRNG_AHB_CLK>;
  92. + clock-names = "prng";
  93. +
  94. + qcom,halt-regs = <&tcsr_q6 0xa000 0xd000 0x0>;
  95. +
  96. + qcom,smem-states = <&wcss_smp2p_out 0>,
  97. + <&wcss_smp2p_out 1>;
  98. + qcom,smem-state-names = "shutdown",
  99. + "stop";
  100. +
  101. + memory-region = <&q6_region>;
  102. +
  103. + glink-edge {
  104. + interrupts = <GIC_SPI 321 IRQ_TYPE_EDGE_RISING>;
  105. + qcom,remote-pid = <1>;
  106. + mboxes = <&apcs_glb 8>;
  107. +
  108. + rpm_requests {
  109. + qcom,glink-channels = "IPCRTR";
  110. + };
  111. + };
  112. + };
  113. };
  114. timer {