| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128 |
- From 04d2fc6a551bbd972a6428059b45ce79cb9de9d7 Mon Sep 17 00:00:00 2001
- From: Robert Marko <[email protected]>
- Date: Fri, 6 May 2022 22:38:24 +0200
- Subject: [PATCH] arm64: dts: qcom: ipq8074: add QFPROM fuses
- Add the QFPROM node and CPR fuses.
- Signed-off-by: Robert Marko <[email protected]>
- ---
- arch/arm64/boot/dts/qcom/ipq8074.dtsi | 107 ++++++++++++++++++++++++++
- 1 file changed, 107 insertions(+)
- --- a/arch/arm64/boot/dts/qcom/ipq8074.dtsi
- +++ b/arch/arm64/boot/dts/qcom/ipq8074.dtsi
- @@ -340,6 +340,113 @@
- status = "disabled";
- };
-
- + qfprom: efuse@a4000 {
- + compatible = "qcom,ipq8074-qfprom", "qcom,qfprom";
- + reg = <0x000a4000 0x1000>;
- + #address-cells = <1>;
- + #size-cells = <1>;
- +
- + cpr_efuse_speedbin: speedbin@125 {
- + reg = <0x125 0x1>;
- + bits = <0 3>;
- + };
- +
- + cpr_efuse_boost_cfg: boost_cfg@125 {
- + reg = <0x125 0x1>;
- + bits = <3 3>;
- + };
- +
- + cpr_efuse_misc_volt_adj: misc_volt_adj@125 {
- + reg = <0x125 0x1>;
- + bits = <3 3>;
- + };
- +
- + cpr_efuse_boost_volt: boost_volt@126 {
- + reg = <0x126 0x1>;
- + bits = <6 1>;
- + };
- +
- + cpr_efuse_revision: revision@23e {
- + reg = <0x23e 0x1>;
- + bits = <5 3>;
- + };
- +
- + cpr_efuse_ro_sel0: rosel0@249 {
- + reg = <0x249 0x1>;
- + bits = <0 4>;
- + };
- +
- + cpr_efuse_ro_sel1: rosel1@248 {
- + reg = <0x248 0x1>;
- + bits = <4 4>;
- + };
- +
- + cpr_efuse_ro_sel2: rosel2@248 {
- + reg = <0x248 0x2>;
- + bits = <0 4>;
- + };
- +
- + cpr_efuse_ro_sel3: rosel3@249 {
- + reg = <0x249 0x1>;
- + bits = <4 4>;
- + };
- +
- + cpr_efuse_init_voltage0: ivoltage0@23a {
- + reg = <0x23a 0x1>;
- + bits = <2 6>;
- + };
- +
- + cpr_efuse_init_voltage1: ivoltage1@239 {
- + reg = <0x239 0x2>;
- + bits = <4 6>;
- + };
- +
- + cpr_efuse_init_voltage2: ivoltage2@238 {
- + reg = <0x238 0x2>;
- + bits = <6 6>;
- + };
- +
- + cpr_efuse_init_voltage3: ivoltage3@238 {
- + reg = <0x238 0x1>;
- + bits = <0 6>;
- + };
- +
- + cpr_efuse_quot0: quot0@244 {
- + reg = <0x244 0x2>;
- + bits = <0 12>;
- + };
- +
- + cpr_efuse_quot1: quot1@242 {
- + reg = <0x242 0x2>;
- + bits = <4 12>;
- + };
- +
- + cpr_efuse_quot2: quot2@241 {
- + reg = <0x241 0x2>;
- + bits = <0 12>;
- + };
- +
- + cpr_efuse_quot3: quot3@245 {
- + reg = <0x245 0x2>;
- + bits = <4 12>;
- + };
- +
- + cpr_efuse_quot0_offset: quot0_offset@23d {
- + reg = <0x23d 0x2>;
- + bits = <6 7>;
- + };
- +
- + cpr_efuse_quot1_offset: quot1_offset@23c {
- + reg = <0x23c 0x2>;
- + bits = <7 7>;
- + };
- +
- + cpr_efuse_quot2_offset: quot2_offset@23c {
- + reg = <0x23c 0x1>;
- + bits = <0 7>;
- + };
- + };
- +
- prng: rng@e3000 {
- compatible = "qcom,prng-ee";
- reg = <0x000e3000 0x1000>;
|
