qcom-ipq8064-ap161.dts 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. #include "qcom-ipq8064-v1.0.dtsi"
  2. / {
  3. model = "Qualcomm IPQ8064/AP161";
  4. compatible = "qcom,ipq8064-ap161", "qcom,ipq8064";
  5. memory@0 {
  6. reg = <0x42000000 0x1e000000>;
  7. device_type = "memory";
  8. };
  9. reserved-memory {
  10. #address-cells = <1>;
  11. #size-cells = <1>;
  12. ranges;
  13. rsvd@41200000 {
  14. reg = <0x41200000 0x300000>;
  15. no-map;
  16. };
  17. };
  18. aliases {
  19. mdio-gpio0 = &mdio0;
  20. };
  21. };
  22. &qcom_pinmux {
  23. rgmii2_pins: rgmii2_pins {
  24. mux {
  25. pins = "gpio27", "gpio28", "gpio29",
  26. "gpio30", "gpio31", "gpio32",
  27. "gpio51", "gpio52", "gpio59",
  28. "gpio60", "gpio61", "gpio62",
  29. "gpio2", "gpio66";
  30. };
  31. };
  32. };
  33. &flash {
  34. partitions {
  35. compatible = "qcom,smem-part";
  36. };
  37. };
  38. &usb3_0 {
  39. status = "okay";
  40. };
  41. &usb3_1 {
  42. status = "okay";
  43. };
  44. &pcie0 {
  45. status = "okay";
  46. };
  47. &pcie1 {
  48. status = "okay";
  49. max-link-speed = <1>;
  50. };
  51. &pcie2 {
  52. status = "okay";
  53. };
  54. &nand {
  55. status = "okay";
  56. pinctrl-0 = <&nand_pins>;
  57. pinctrl-names = "default";
  58. nand@0 {
  59. reg = <0>;
  60. compatible = "qcom,nandcs";
  61. nand-ecc-strength = <4>;
  62. nand-bus-width = <8>;
  63. nand-ecc-step-size = <512>;
  64. partitions {
  65. compatible = "qcom,smem-part";
  66. };
  67. };
  68. };
  69. &mdio0 {
  70. status = "okay";
  71. pinctrl-0 = <&mdio0_pins>;
  72. pinctrl-names = "default";
  73. phy0: ethernet-phy@0 {
  74. reg = <0>;
  75. qca,ar8327-initvals = <
  76. 0x00004 0x7600000 /* PAD0_MODE */
  77. 0x00008 0x1000000 /* PAD5_MODE */
  78. 0x0000c 0x20080 /* PAD6_MODE */
  79. 0x000e4 0x6a545 /* MAC_POWER_SEL */
  80. 0x000e0 0xc74164de /* SGMII_CTRL */
  81. 0x0007c 0x4e /* PORT0_STATUS */
  82. 0x00094 0x4e /* PORT6_STATUS */
  83. >;
  84. };
  85. phy4: ethernet-phy@4 {
  86. reg = <4>;
  87. qca,phy-rgmii-en;
  88. qca,txclk-delay-en;
  89. qca,rxclk-delay-en;
  90. };
  91. phy3: ethernet-phy@3 {
  92. device_type = "ethernet-phy";
  93. reg = <3>;
  94. };
  95. };
  96. &gmac0 {
  97. status = "okay";
  98. phy-mode = "rgmii";
  99. qcom,id = <0>;
  100. pinctrl-0 = <&rgmii2_pins>;
  101. pinctrl-names = "default";
  102. mdiobus = <&mdio0>;
  103. fixed-link {
  104. speed = <1000>;
  105. full-duplex;
  106. };
  107. };
  108. &gmac1 {
  109. status = "okay";
  110. phy-mode = "rgmii";
  111. qcom,id = <1>;
  112. mdiobus = <&mdio0>;
  113. fixed-link {
  114. speed = <1000>;
  115. full-duplex;
  116. };
  117. };
  118. &gmac2 {
  119. status = "okay";
  120. phy-mode = "sgmii";
  121. qcom,id = <2>;
  122. mdiobus = <&mdio0>;
  123. fixed-link {
  124. speed = <1000>;
  125. full-duplex;
  126. };
  127. };
  128. &adm_dma {
  129. status = "okay";
  130. };