sf21h8898.dtsi 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839
  1. #include "sf21.dtsi"
  2. / {
  3. compatible = "siflower,sf21h8898";
  4. soc {
  5. xgmac5: ethernet@8014000 {
  6. compatible = "siflower,sf21-xgmac";
  7. reg = <0x0 0x8014000 0x0 0x4000>;
  8. dmas = <&edma>;
  9. ethsys = <&ethsys>;
  10. clocks = <&topcrm CLK_SERDES_CSR>, <&topcrm CLK_GMAC_BYP_REF>;
  11. clock-names = "csr", "rgmii";
  12. phy-mode = "rgmii";
  13. pinctrl-names = "default";
  14. pinctrl-0 = <&rgmii_pins>;
  15. interrupts = <5 IRQ_TYPE_LEVEL_HIGH>, <25 IRQ_TYPE_LEVEL_HIGH>, <31 IRQ_TYPE_LEVEL_HIGH>;
  16. interrupt-names = "sbd", "lpi", "pmt";
  17. status = "disabled";
  18. };
  19. };
  20. };
  21. &cpus {
  22. timebase-frequency = <1250000000>;
  23. };
  24. &topcrm {
  25. assigned-clocks = <&topcrm CLK_CMNPLL_VCO>, <&topcrm CLK_PIC>, <&topcrm CLK_AXI>,
  26. <&topcrm CLK_AHB>, <&topcrm CLK_APB>, <&topcrm CLK_UART>,
  27. <&topcrm CLK_IRAM>, <&topcrm CLK_NPU>, <&topcrm CLK_ETHTSU>,
  28. <&topcrm CLK_GMAC_BYP_REF>, <&topcrm CLK_USB>, <&topcrm CLK_USBPHY>,
  29. <&topcrm CLK_SERDES_CSR>, <&topcrm CLK_CRYPT_CSR>, <&topcrm CLK_CRYPT_APP>,
  30. <&topcrm CLK_IROM>;
  31. assigned-clock-rates = <2500000000>, <416666666>, <416666666>,
  32. <250000000>, <178571428>, <89285714>,
  33. <416666666>, <416666666>, <89285714>,
  34. <250000000>, <250000000>, <50000000>,
  35. <89285714>, <73529411>, <312500000>,
  36. <312500000>;
  37. };