ipq8070-rm2-6.dts 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. /dts-v1/;
  3. #include "ipq8074-512m.dtsi"
  4. #include "ipq8074-ac-cpu.dtsi"
  5. #include "ipq8074-ess.dtsi"
  6. #include <dt-bindings/gpio/gpio.h>
  7. #include <dt-bindings/input/input.h>
  8. #include <dt-bindings/leds/common.h>
  9. / {
  10. model = "CMCC RM2-6";
  11. compatible = "cmcc,rm2-6", "qcom,ipq8074";
  12. aliases {
  13. serial0 = &blsp1_uart5;
  14. serial1 = &blsp1_uart3;
  15. led-boot = &led_status_red;
  16. led-failsafe = &led_status_red;
  17. led-running = &led_status_blue;
  18. led-upgrade = &led_status_amber;
  19. /*
  20. * Aliases as required by u-boot
  21. * to patch MAC addresses
  22. */
  23. ethernet0 = &dp4;
  24. ethernet1 = &dp2;
  25. ethernet2 = &dp5;
  26. label-mac-device = &dp4;
  27. };
  28. chosen {
  29. stdout-path = "serial0:115200n8";
  30. bootargs-append = " root=/dev/ubiblock0_1";
  31. };
  32. keys {
  33. compatible = "gpio-keys";
  34. wps {
  35. label = "wps";
  36. linux,code = <KEY_WPS_BUTTON>;
  37. gpios = <&tlmm 27 GPIO_ACTIVE_LOW>;
  38. };
  39. reset {
  40. label = "reset";
  41. linux,code = <KEY_RESTART>;
  42. gpios = <&tlmm 30 GPIO_ACTIVE_LOW>;
  43. };
  44. };
  45. leds {
  46. compatible = "gpio-leds";
  47. led_status_amber: status-amber {
  48. color = <LED_COLOR_ID_AMBER>;
  49. function = LED_FUNCTION_STATUS;
  50. gpios = <&tlmm 25 GPIO_ACTIVE_HIGH>;
  51. };
  52. led_status_blue: status-blue {
  53. color = <LED_COLOR_ID_BLUE>;
  54. function = LED_FUNCTION_STATUS;
  55. gpios = <&tlmm 26 GPIO_ACTIVE_HIGH>;
  56. };
  57. led_status_red: status-red {
  58. color = <LED_COLOR_ID_RED>;
  59. function = LED_FUNCTION_STATUS;
  60. gpios = <&tlmm 31 GPIO_ACTIVE_HIGH>;
  61. };
  62. };
  63. fan: gpio-fan {
  64. #cooling-cells = <2>;
  65. compatible = "gpio-fan";
  66. gpios = <&tlmm 29 GPIO_ACTIVE_HIGH>;
  67. gpio-fan,speed-map = <0 0>, <1 1>;
  68. };
  69. };
  70. &tlmm {
  71. mdio_pins: mdio-pins {
  72. mdc {
  73. pins = "gpio68";
  74. function = "mdc";
  75. drive-strength = <8>;
  76. bias-pull-up;
  77. };
  78. mdio {
  79. pins = "gpio69";
  80. function = "mdio";
  81. drive-strength = <8>;
  82. bias-pull-up;
  83. };
  84. };
  85. };
  86. &blsp1_uart3 {
  87. status = "okay";
  88. };
  89. &blsp1_uart5 {
  90. status = "okay";
  91. };
  92. &cryptobam {
  93. status = "okay";
  94. };
  95. &crypto {
  96. status = "okay";
  97. };
  98. &prng {
  99. status = "okay";
  100. };
  101. &qpic_bam {
  102. status = "okay";
  103. };
  104. &qpic_nand {
  105. status = "okay";
  106. nand@0 {
  107. reg = <0>;
  108. nand-ecc-strength = <8>;
  109. nand-ecc-step-size = <512>;
  110. nand-bus-width = <8>;
  111. partitions {
  112. compatible = "qcom,smem-part";
  113. };
  114. };
  115. };
  116. &cpu0_thermal {
  117. trips {
  118. cpu0_trip_active: cpu-active {
  119. temperature = <60000>;
  120. hysteresis = <2000>;
  121. type = "active";
  122. };
  123. };
  124. cooling-maps {
  125. cpu-active {
  126. cooling-device = <&fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
  127. trip = <&cpu0_trip_active>;
  128. };
  129. };
  130. };
  131. &cpu1_thermal {
  132. trips {
  133. cpu1_trip_active: cpu-active {
  134. temperature = <60000>;
  135. hysteresis = <2000>;
  136. type = "active";
  137. };
  138. };
  139. cooling-maps {
  140. cpu-active {
  141. cooling-device = <&fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
  142. trip = <&cpu1_trip_active>;
  143. };
  144. };
  145. };
  146. &cpu2_thermal {
  147. trips {
  148. cpu2_trip_active: cpu-active {
  149. temperature = <60000>;
  150. hysteresis = <2000>;
  151. type = "active";
  152. };
  153. };
  154. cooling-maps {
  155. cpu-active {
  156. cooling-device = <&fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
  157. trip = <&cpu2_trip_active>;
  158. };
  159. };
  160. };
  161. &cpu3_thermal {
  162. trips {
  163. cpu3_trip_active: cpu-active {
  164. temperature = <60000>;
  165. hysteresis = <2000>;
  166. type = "active";
  167. };
  168. };
  169. cooling-maps {
  170. cpu-active {
  171. cooling-device = <&fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
  172. trip = <&cpu3_trip_active>;
  173. };
  174. };
  175. };
  176. &cluster_thermal {
  177. trips {
  178. cluster_active: cluster-active {
  179. temperature = <60000>;
  180. hysteresis = <2000>;
  181. type = "active";
  182. };
  183. };
  184. cooling-maps {
  185. cluster-active {
  186. cooling-device = <&fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
  187. trip = <&cluster_active>;
  188. };
  189. };
  190. };
  191. &mdio {
  192. status = "okay";
  193. pinctrl-0 = <&mdio_pins>;
  194. pinctrl-names = "default";
  195. reset-gpios = <&tlmm 37 GPIO_ACTIVE_LOW>;
  196. ethernet-phy-package@0 {
  197. compatible = "qcom,qca8075-package";
  198. #address-cells = <1>;
  199. #size-cells = <0>;
  200. reg = <0>;
  201. qca8075_1: ethernet-phy@1 {
  202. compatible = "ethernet-phy-ieee802.3-c22";
  203. reg = <1>;
  204. };
  205. qca8075_3: ethernet-phy@3 {
  206. compatible = "ethernet-phy-ieee802.3-c22";
  207. reg = <3>;
  208. };
  209. qca8075_4: ethernet-phy@4 {
  210. compatible = "ethernet-phy-ieee802.3-c22";
  211. reg = <4>;
  212. };
  213. };
  214. };
  215. &switch {
  216. status = "okay";
  217. switch_lan_bmp = <(ESS_PORT2 | ESS_PORT4)>;
  218. switch_wan_bmp = <ESS_PORT5>;
  219. switch_mac_mode = <MAC_MODE_PSGMII>;
  220. qcom,port_phyinfo {
  221. port@2 {
  222. port_id = <2>;
  223. phy_address = <1>;
  224. };
  225. port@4 {
  226. port_id = <4>;
  227. phy_address = <3>;
  228. };
  229. port@5 {
  230. port_id = <5>;
  231. phy_address = <4>;
  232. };
  233. };
  234. };
  235. &edma {
  236. status = "okay";
  237. };
  238. /*
  239. * Directly connect to the Hi5630
  240. * PLC (Power Line Communication)
  241. */
  242. &dp2 {
  243. status = "okay";
  244. phy-handle = <&qca8075_1>;
  245. label = "plc";
  246. };
  247. &dp4 {
  248. status = "okay";
  249. phy-handle = <&qca8075_3>;
  250. label = "lan";
  251. };
  252. &dp5 {
  253. status = "okay";
  254. phy-handle = <&qca8075_4>;
  255. label = "wan";
  256. };
  257. &wifi {
  258. status = "okay";
  259. qcom,ath11k-calibration-variant = "CMCC-RM2-6";
  260. qcom,ath11k-fw-memory-mode = <1>;
  261. };