| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207 |
- // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
- #include <dt-bindings/reset/econet,en751221-scu.h>
- /dts-v1/;
- / {
- compatible = "econet,en751221";
- #address-cells = <1>;
- #size-cells = <1>;
- hpt_clock: clock {
- compatible = "fixed-clock";
- #clock-cells = <0>;
- clock-frequency = <200000000>; /* 200 MHz */
- };
- cpus: cpus {
- #address-cells = <1>;
- #size-cells = <0>;
- cpu@0 {
- device_type = "cpu";
- compatible = "mips,mips34Kc";
- reg = <0>;
- };
- };
- cpuintc: interrupt-controller {
- compatible = "mti,cpu-interrupt-controller";
- interrupt-controller;
- #address-cells = <0>;
- #interrupt-cells = <1>;
- };
- spi_ctrl: spi_controller@1fa10000 {
- compatible = "airoha,en7523-spi";
- reg = <0x1fa10000 0x140>;
- #address-cells = <1>;
- #size-cells = <0>;
- spi-rx-bus-width = <2>;
- spi-tx-bus-width = <2>;
- nand: nand@0 {
- compatible = "spi-nand";
- reg = <0>;
- nand-ecc-engine = <&nand>;
- };
- };
- chip_scu: syscon@1fa20000 {
- compatible = "econet,en751221-chip-scu", "syscon";
- reg = <0x1fa20000 0x388>;
- };
- intc: interrupt-controller@1fb40000 {
- compatible = "econet,en751221-intc";
- reg = <0x1fb40000 0x100>;
- interrupt-parent = <&cpuintc>;
- interrupts = <2>;
- interrupt-controller;
- #interrupt-cells = <1>;
- econet,shadow-interrupts = <7 2>, <8 3>, <13 12>, <30 29>;
- };
- scuclk: clock-controller@1fb00000 {
- compatible = "econet,en751221-scu", "syscon";
- reg = <0x1fb00000 0x970>;
- #clock-cells = <1>;
- #reset-cells = <1>;
- };
- ethernet: ethernet@1fb50000 {
- compatible = "econet,en751221-eth";
- reg = <0x1fb50000 0x10000>;
- resets = <&scuclk EN751221_FE_RST>,
- <&scuclk EN751221_FE_QDMA1_RST>,
- <&scuclk EN751221_FE_QDMA2_RST>,
- <&scuclk EN751221_GSW_RST>,
- <&scuclk EN751221_XPON_MAC_RST>,
- <&scuclk EN751221_XPON_PHY_RST>;
- reset-names = "fe", "qdma0", "qdma1", "gsw",
- "xpon-mac", "xpon-phy";
- #address-cells = <1>;
- #size-cells = <0>;
- interrupt-parent = <&intc>;
- interrupts = <21>, <22>;
- gmac0: mac@0 {
- compatible = "econet,eth-mac";
- reg = <0>;
- phy-mode = "trgmii";
- status = "disabled";
- fixed-link {
- speed = <1000>;
- full-duplex;
- pause;
- };
- };
- gmac1: mac@1 {
- compatible = "econet,eth-mac";
- reg = <1>;
- status = "disabled";
- phy-mode = "rgmii-rxid";
- };
- mdio: mdio-bus {
- #address-cells = <1>;
- #size-cells = <0>;
- switch0: switch@1f {
- compatible = "mediatek,mt7530";
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <0x1f>;
- mediatek,mcm;
- reset-names = "mcm";
- ports {
- #address-cells = <1>;
- #size-cells = <0>;
- reg = <0>;
- port@0 {
- status = "disabled";
- reg = <0>;
- label = "lan0";
- };
- port@1 {
- status = "disabled";
- reg = <1>;
- label = "lan1";
- };
- port@2 {
- status = "disabled";
- reg = <2>;
- label = "lan2";
- };
- port@3 {
- status = "disabled";
- reg = <3>;
- label = "lan3";
- };
- port@6 {
- reg = <6>;
- label = "cpu";
- ethernet = <&gmac0>;
- phy-mode = "trgmii";
- fixed-link {
- speed = <1000>;
- full-duplex;
- };
- };
- };
- };
- };
- };
- usb: usb@1fb90000 {
- compatible = "mediatek,mt8173-xhci", "mediatek,mtk-xhci";
- reg = <0x1fb90000 0x4000>,
- <0x1fa80700 0x100>;
- reg-names = "mac", "ippc";
- #address-cells = <1>;
- #size-cells = <0>;
- interrupt-parent = <&intc>;
- interrupts = <17>;
- usb3-lpm-capable;
- };
- uart: serial@1fbf0000 {
- compatible = "ns16550";
- reg = <0x1fbf0000 0x30>;
- reg-io-width = <4>;
- reg-shift = <2>;
- interrupt-parent = <&intc>;
- interrupts = <0>;
- /*
- * Conversion of baud rate to clock frequency requires a
- * computation that is not in the ns16550 driver, so this
- * uart is fixed at 115200 baud.
- */
- clock-frequency = <1843200>;
- };
- timer_hpt: timer@1fbf0400 {
- compatible = "econet,en751221-timer";
- reg = <0x1fbf0400 0x100>;
- interrupt-parent = <&intc>;
- interrupts = <30>;
- clocks = <&hpt_clock>;
- };
- };
|