031-v5.17-0003-ARM-dts-BCM5301X-define-RTL8365MB-switch-on-Asus-RT-.patch 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. From b6c99228c8edc5e67d8229ba1c5f76cce210ddfc Mon Sep 17 00:00:00 2001
  2. From: =?UTF-8?q?Ar=C4=B1n=C3=A7=20=C3=9CNAL?= <[email protected]>
  3. Date: Wed, 27 Oct 2021 00:57:06 +0800
  4. Subject: [PATCH] ARM: dts: BCM5301X: define RTL8365MB switch on Asus RT-AC88U
  5. MIME-Version: 1.0
  6. Content-Type: text/plain; charset=UTF-8
  7. Content-Transfer-Encoding: 8bit
  8. Define the Realtek RTL8365MB switch without interrupt support on the device
  9. tree of Asus RT-AC88U.
  10. Signed-off-by: Arınç ÜNAL <[email protected]>
  11. Acked-by: Alvin Šipraga <[email protected]>
  12. Signed-off-by: Florian Fainelli <[email protected]>
  13. ---
  14. arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts | 77 ++++++++++++++++++++
  15. 1 file changed, 77 insertions(+)
  16. --- a/arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts
  17. +++ b/arch/arm/boot/dts/bcm47094-asus-rt-ac88u.dts
  18. @@ -93,6 +93,83 @@
  19. gpios = <&chipcommon 4 GPIO_ACTIVE_LOW>;
  20. };
  21. };
  22. +
  23. + switch {
  24. + compatible = "realtek,rtl8365mb";
  25. + /* 7 = MDIO (has input reads), 6 = MDC (clock, output only) */
  26. + mdc-gpios = <&chipcommon 6 GPIO_ACTIVE_HIGH>;
  27. + mdio-gpios = <&chipcommon 7 GPIO_ACTIVE_HIGH>;
  28. + reset-gpios = <&chipcommon 10 GPIO_ACTIVE_LOW>;
  29. + realtek,disable-leds;
  30. + dsa,member = <1 0>;
  31. +
  32. + ports {
  33. + #address-cells = <1>;
  34. + #size-cells = <0>;
  35. + reg = <0>;
  36. +
  37. + port@0 {
  38. + reg = <0>;
  39. + label = "lan5";
  40. + phy-handle = <&ethphy0>;
  41. + };
  42. +
  43. + port@1 {
  44. + reg = <1>;
  45. + label = "lan6";
  46. + phy-handle = <&ethphy1>;
  47. + };
  48. +
  49. + port@2 {
  50. + reg = <2>;
  51. + label = "lan7";
  52. + phy-handle = <&ethphy2>;
  53. + };
  54. +
  55. + port@3 {
  56. + reg = <3>;
  57. + label = "lan8";
  58. + phy-handle = <&ethphy3>;
  59. + };
  60. +
  61. + port@6 {
  62. + reg = <6>;
  63. + label = "cpu";
  64. + ethernet = <&sw0_p5>;
  65. + phy-mode = "rgmii";
  66. + tx-internal-delay-ps = <2000>;
  67. + rx-internal-delay-ps = <2000>;
  68. +
  69. + fixed-link {
  70. + speed = <1000>;
  71. + full-duplex;
  72. + pause;
  73. + };
  74. + };
  75. + };
  76. +
  77. + mdio {
  78. + compatible = "realtek,smi-mdio";
  79. + #address-cells = <1>;
  80. + #size-cells = <0>;
  81. +
  82. + ethphy0: ethernet-phy@0 {
  83. + reg = <0>;
  84. + };
  85. +
  86. + ethphy1: ethernet-phy@1 {
  87. + reg = <1>;
  88. + };
  89. +
  90. + ethphy2: ethernet-phy@2 {
  91. + reg = <2>;
  92. + };
  93. +
  94. + ethphy3: ethernet-phy@3 {
  95. + reg = <3>;
  96. + };
  97. + };
  98. + };
  99. };
  100. &srab {