036-v6.5-0002-ARM-dts-BCM5301X-Relicense-Florian-s-code-to-the-GPL.patch 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. From 916553449561c4f0b61c71b751b7bb583f5dddd4 Mon Sep 17 00:00:00 2001
  2. From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <[email protected]>
  3. Date: Wed, 3 May 2023 14:16:11 +0200
  4. Subject: [PATCH] ARM: dts: BCM5301X: Relicense Florian's code to the GPL 2.0+
  5. / MIT
  6. MIME-Version: 1.0
  7. Content-Type: text/plain; charset=UTF-8
  8. Content-Transfer-Encoding: 8bit
  9. All BCM5301X device DTS files use dual licensing. Try the same for SoC.
  10. Signed-off-by: Rafał Miłecki <[email protected]>
  11. Link: https://lore.kernel.org/r/[email protected]
  12. Signed-off-by: Florian Fainelli <[email protected]>
  13. ---
  14. arch/arm/boot/dts/bcm-ns.dtsi | 36 ++++++++++++++++++++++++++++++
  15. arch/arm/boot/dts/bcm5301x.dtsi | 39 ---------------------------------
  16. 2 files changed, 36 insertions(+), 39 deletions(-)
  17. --- a/arch/arm/boot/dts/bcm-ns.dtsi
  18. +++ b/arch/arm/boot/dts/bcm-ns.dtsi
  19. @@ -19,6 +19,8 @@
  20. gpio-controller;
  21. #gpio-cells = <2>;
  22. + interrupt-controller;
  23. + #interrupt-cells = <2>;
  24. };
  25. pcie0: pcie@12000 {
  26. @@ -109,6 +111,22 @@
  27. };
  28. };
  29. };
  30. +
  31. + gmac0: ethernet@24000 {
  32. + reg = <0x24000 0x800>;
  33. + };
  34. +
  35. + gmac1: ethernet@25000 {
  36. + reg = <0x25000 0x800>;
  37. + };
  38. +
  39. + gmac2: ethernet@26000 {
  40. + reg = <0x26000 0x800>;
  41. + };
  42. +
  43. + gmac3: ethernet@27000 {
  44. + reg = <0x27000 0x800>;
  45. + };
  46. };
  47. mdio: mdio@18003000 {
  48. @@ -118,6 +136,24 @@
  49. #address-cells = <1>;
  50. };
  51. + rng: rng@18004000 {
  52. + compatible = "brcm,bcm5301x-rng";
  53. + reg = <0x18004000 0x14>;
  54. + };
  55. +
  56. + srab: ethernet-switch@18007000 {
  57. + compatible = "brcm,bcm53011-srab", "brcm,bcm5301x-srab";
  58. + reg = <0x18007000 0x1000>;
  59. +
  60. + status = "disabled";
  61. +
  62. + /* ports are defined in board DTS */
  63. + ports {
  64. + #address-cells = <1>;
  65. + #size-cells = <0>;
  66. + };
  67. + };
  68. +
  69. dmu-bus@1800c000 {
  70. compatible = "simple-bus";
  71. ranges = <0 0x1800c000 0x1000>;
  72. --- a/arch/arm/boot/dts/bcm5301x.dtsi
  73. +++ b/arch/arm/boot/dts/bcm5301x.dtsi
  74. @@ -218,30 +218,9 @@
  75. <0x00028000 6 &gic GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
  76. <0x00028000 7 &gic GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
  77. - chipcommon@0 {
  78. - interrupt-controller;
  79. - #interrupt-cells = <2>;
  80. - };
  81. -
  82. pcie2: pcie@14000 {
  83. reg = <0x00014000 0x1000>;
  84. };
  85. -
  86. - gmac0: ethernet@24000 {
  87. - reg = <0x24000 0x800>;
  88. - };
  89. -
  90. - gmac1: ethernet@25000 {
  91. - reg = <0x25000 0x800>;
  92. - };
  93. -
  94. - gmac2: ethernet@26000 {
  95. - reg = <0x26000 0x800>;
  96. - };
  97. -
  98. - gmac3: ethernet@27000 {
  99. - reg = <0x27000 0x800>;
  100. - };
  101. };
  102. pwm: pwm@18002000 {
  103. @@ -322,24 +301,6 @@
  104. };
  105. };
  106. - srab: ethernet-switch@18007000 {
  107. - compatible = "brcm,bcm53011-srab", "brcm,bcm5301x-srab";
  108. - reg = <0x18007000 0x1000>;
  109. -
  110. - status = "disabled";
  111. -
  112. - /* ports are defined in board DTS */
  113. - ports {
  114. - #address-cells = <1>;
  115. - #size-cells = <0>;
  116. - };
  117. - };
  118. -
  119. - rng: rng@18004000 {
  120. - compatible = "brcm,bcm5301x-rng";
  121. - reg = <0x18004000 0x14>;
  122. - };
  123. -
  124. nand_controller: nand-controller@18028000 {
  125. compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1", "brcm,brcmnand";
  126. reg = <0x18028000 0x600>, <0x1811a408 0x600>, <0x18028f00 0x20>;