|
@@ -35,14 +35,14 @@
|
|
|
#define BCM6368_IRQ_USB_BULK_TX_DMA 29
|
|
|
#define BCM6368_IRQ_USB_ISO_RX_DMA 30
|
|
|
#define BCM6368_IRQ_USB_ISO_TX_DMA 31
|
|
|
-#define BCM6368_IRQ_ENETSW_RX_DMA0 32
|
|
|
-#define BCM6368_IRQ_ENETSW_RX_DMA1 33
|
|
|
-#define BCM6368_IRQ_ENETSW_RX_DMA2 34
|
|
|
-#define BCM6368_IRQ_ENETSW_RX_DMA3 35
|
|
|
-#define BCM6368_IRQ_ENETSW_TX_DMA0 36
|
|
|
-#define BCM6368_IRQ_ENETSW_TX_DMA1 37
|
|
|
-#define BCM6368_IRQ_ENETSW_TX_DMA2 38
|
|
|
-#define BCM6368_IRQ_ENETSW_TX_DMA3 39
|
|
|
+#define BCM6368_IRQ_ENETSW_RX_DMA0 32
|
|
|
+#define BCM6368_IRQ_ENETSW_RX_DMA1 33
|
|
|
+#define BCM6368_IRQ_ENETSW_RX_DMA2 34
|
|
|
+#define BCM6368_IRQ_ENETSW_RX_DMA3 35
|
|
|
+#define BCM6368_IRQ_ENETSW_TX_DMA0 36
|
|
|
+#define BCM6368_IRQ_ENETSW_TX_DMA1 37
|
|
|
+#define BCM6368_IRQ_ENETSW_TX_DMA2 38
|
|
|
+#define BCM6368_IRQ_ENETSW_TX_DMA3 39
|
|
|
#define BCM6368_IRQ_ATM_DMA0 40
|
|
|
#define BCM6368_IRQ_ATM_DMA1 41
|
|
|
#define BCM6368_IRQ_ATM_DMA2 42
|
|
@@ -68,4 +68,11 @@
|
|
|
#define BCM6368_IRQ_PCM_DMA0 62
|
|
|
#define BCM6368_IRQ_PCM_DMA1 63
|
|
|
|
|
|
+#define BCM6368_EXTIRQ0_0 0 /* GPIO 34 */
|
|
|
+#define BCM6368_EXTIRQ0_1 1 /* GPIO 35 */
|
|
|
+#define BCM6368_EXTIRQ0_2 2 /* GPIO 36 */
|
|
|
+#define BCM6368_EXTIRQ0_3 3 /* GPIO 37 */
|
|
|
+#define BCM6368_EXTIRQ1_4 0 /* GPIO 32 */
|
|
|
+#define BCM6368_EXTIRQ1_5 1 /* GPIO 33 */
|
|
|
+
|
|
|
#endif /* __DT_BINDINGS_INTERRUPT_CONTROLLER_BCM6368_H */
|